參數(shù)資料
型號(hào): SM320C6201BGLPW20
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號(hào)處理
英文描述: 32-BIT, 200 MHz, OTHER DSP, CBGA429
封裝: CERAMIC, MO-156, BGA-429
文件頁數(shù): 27/66頁
文件大?。?/td> 971K
代理商: SM320C6201BGLPW20
SM320C6201B, SMJ320C6201B
DIGITAL SIGNAL PROCESSOR
SGUS031B – APRIL 2000 – REVISED AUGUST 2001
33
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
INPUT AND OUTPUT CLOCKS (CONTINUED)
SDCLK, SSCLK timing parameters
SDCLK timing parameters are the same as CLKOUT2 parameters.
SSCLK timing parameters are the same as CLKOUT1 or CLKOUT2 parameters, depending on SSCLK
configuration.
switching characteristics for the relation of SSCLK, SDCLK, and CLKOUT2 to CLKOUT1
(see Figure 12)
NO
PARAMETER
C6201B
UNIT
NO.
PARAMETER
MIN
MAX
UNIT
1
td(CKO1-SSCLK)
Delay time, CLKOUT1 edge to SSCLK edge
(P/2) + 0.2
(P/2) + 4.2
ns
2
td(CKO1-SSCLK1/2)
Delay time, CLKOUT1 edge to SSCLK edge (1/2 clock rate)
(P/2) – 1
(P/2) + 2.4
ns
3
td(CKO1-CKO2)
Delay time, CLKOUT1 edge to CLKOUT2 edge
*(P/2) – 1
*(P/2) + 2.4
ns
4
td(CKO1-SDCLK)
Delay time, CLKOUT1 edge to SDCLK edge
(P/2) – 1
(P/2) + 2.4
ns
P = 1/CPU clock frequency in ns.
*Not production tested.
4
3
2
1
CLKOUT1
SSCLK
SSCLK (1/2rate)
CLKOUT2
SDCLK
Figure 12. Relation of CLKOUT2, SDCLK, and SSCLK to CLKOUT1
相關(guān)PDF資料
PDF描述
SMJ320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6416DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SMJ320C6701GLPW16 32-BIT, 166.66 MHz, OTHER DSP, CBGA429
SMJ34010-50FDM GRAPHICS PROCESSOR, CQCC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320C6201BS14 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201BS16 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201BW14 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201BW16 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR