參數(shù)資料
型號: SM320C40TABS60/10
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 32-BIT, 60 MHz, OTHER DSP, UUC325
封裝: TAB-325
文件頁數(shù): 51/64頁
文件大小: 1155K
代理商: SM320C40TABS60/10
SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H OCTOBER 1993 REVISED OCTOBER 2001
55
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
timing parameters for timer pin (see Note 13 and Figure 27)
NO.
’320C40-40
’320C40-50
’320C40-60
UNIT
MIN
MAX
1
tsu(TCLK-H1L) Setup time, TCLK before H1 low
10
ns
2
th(H1L-TCLK)
Hold time, TCLK after H1 low
0
ns
3
td(H1H-TCLK)
Delay time, TCLK valid after H1 high
13
ns
NOTE 13: Period and polarity of valid logic level are specified by contents of internal control registers.
3
Peripheral Pin
(TCLK)
H1
H3
1
2
Figure 27. Timer Pin Timing Cycle
timing for IEEE 1149.1 test-access port (see Figure 28)
NO.
’320C40-40
’320C40-50
’320C40-60
UNIT
MIN
MAX
1
tsu(TMS-TCKH)
Setup time, TMS/TDI before TCK high
10
ns
2
th(TCKH-TMS)
Hold time, TMS/TDI after TCK high
5
ns
3
td(TCKL-TDOV)
Delay time, TCK low to TDO valid
0
15
ns
TCK
TMS/TDI
TDO
3
2
1
Figure 28. JTAG Emulation Timings
相關(guān)PDF資料
PDF描述
SMJ320C6201BGLPW20 32-BIT, 200 MHz, OTHER DSP, CBGA429
SM320C6201BGLPW20 32-BIT, 200 MHz, OTHER DSP, CBGA429
SMJ320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6416DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320C40TBBM50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
SM320C40TBBM50/10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
SM320C40TBBS60 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
SM320C40TBBS60/10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
SM320C50 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR