- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98083 > SM320C40TABS60/10 (TEXAS INSTRUMENTS INC) 32-BIT, 60 MHz, OTHER DSP, UUC325 PDF資料下載
參數(shù)資料
| 型號： | SM320C40TABS60/10 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 32-BIT, 60 MHz, OTHER DSP, UUC325 |
| 封裝： | TAB-325 |
| 文件頁數(shù)： | 49/64頁 |
| 文件大小： | 1155K |
| 代理商： | SM320C40TABS60/10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H OCTOBER 1993 REVISED OCTOBER 2001
53
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
timing parameters for communication-token transfer sequence, output to an input port [P = tc(H)]
(see Figure 26)
NO.
’320C40-40*
’320C40-50*
’320C40-60*
UNIT
NO.
MIN
MAX
MIN
MAX
UNIT
1
td(CRQL-CAL)T
Delay time, CREQx low to start of CACKx going low for
token-request acknowledge
P+5
2P + 26
P+5
2P + 22
ns
2
td(CRDYL-CAL)T
Delay time, start of CRDYx low at end of word transfer out to
start of CACKx going low
P+6
2P + 27
P+6
2P + 27
ns
3
td(CAL-CD)I
Delay time, start of CACKx going low to CxD7CxD0 change
from outputs to inputs
0.5P 8
0.5P + 8
0.5P 8
0.5P + 8
ns
4
td(CAL-CRDY)T
Delay time, start of CACKx going low to CRDYx change from
an input to output, high level
0.5P 8
0.5P + 8
0.5P 8
0.5P + 8
ns
5
td(CRQH-CRQ)T
Delay time, CREQx high to CREQx change from an input to
output, high level
4
22
4
22
ns
6
td(CRQH-CA)T
Delay time, start of CREQx high to CACKx change from
output to an input
4
22
4
22
ns
7
td(CRQH-CS)T
Delay time, start of CREQx high to CSTRBx change from
output to an input
4
22
4
22
ns
8
td(CRQH-CRQL)T
Delay time, CREQx high to CREQx low for the next token
request
P 4
2P + 8
P 4
2P + 8
ns
These timing parameters result from synchronizer delays and are referenced from the falling edge of H1. The inputs (that cause the output-signal
pins to change values) are sampled on H1 falling. The minimum delay occurs when the input condition occurs just before H1 falling, and the
maximum delay occurs when the input condition occurs just after H1 falling.
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SMJ320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SM320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SMJ320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6416DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM320C40TBBM50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C40TBBM50/10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C40TBBS60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C40TBBS60/10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C50 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。