- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384919 > SL811HST (CYPRESS SEMICONDUCTOR CORP) Embedded USB Host/Slave Controller PDF資料下載
參數(shù)資料
| 型號： | SL811HST |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 總線控制器 |
| 英文描述： | Embedded USB Host/Slave Controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 6/29頁 |
| 文件大?。?/td> | 499K |
| 代理商： | SL811HST |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
SL811HS
Document #: 38-08008 Rev. *A
Page 6 of 29
4.4
The SL811HS microprocessor interface provides an 8-bit bidirectional data path along with appropriate control lines to interface
to external processors or controllers. The control lines, Chip Select, Read and Write input strobes and a single address line, A0,
along with the 8-bit data bus, support programmed I/O or memory mapped I/O designs.
Access to memory and control register space is a simple two step process, requiring an address Write with A0 set =
“
0,
”
followed
by a register/memory Read or Write cycle with address line A0 set =
“
1.
”
In addition, DMA bidirectional interface in slave mode is available with handshake signals such as DREQ, ACK, WR, RD, CS and
INTR. Please refer to the SL811S spec.
The SL811HS Write or Read operation terminates when either nWR or nCS goes inactive. For devices interfacing to the SL811HS,
that deactivate the Chip Select nCS before the Write nWR, the data hold timing should be measured from the nCS and will be
the same value as specified. Thus, both Intel
and Motorola-type CPUs can work easily with the SL811HS without any external
glue logic requirements.
Data Port, Microprocessor Interface
4.5
The SL811HS interrupt controller provides a single output signal (INTRQ) that can be activated by a number of events that may
occur as result of USB activity. Control and status registers are provided to allow the user to select single or multiple events,
which will generate an interrupt (assert INTRQ), and lets the user view interrupt status. The interrupts can be cleared by writing
to the appropriate register (the Status Register at address 0x0d).
Interrupt Controller
4.6
The SL811HS contains 256 bytes of internal buffer memory. The first 16 bytes of memory represent control and status registers
for programmed I/O operations. The remaining memory locations are used for data buffering (max. 240 Bytes).
Access to the registers and data memory is through an external microprocessor, 8-bit data bus, in either of two addressing modes,
indexed or, if used with multiplexed address/data bus interfaces, direct access. With indexed addressing, the address is first
written to the device with the A0 address line LOW, then the following cycle with A0 address line HIGH is directed to the specified
address. USB transactions are automatically routed to the memory buffer. Control registers are provided, so that pointers and
block sizes in buffer memory can be can set up.
Buffer Memory
4.6.1
The SL811HS supports auto-increment mode for Read or Write Cycles, A0 mode. In A0 mode, the Micro Controller sets up the
address only once. On any subsequent DATA Read or Write access, the internal address pointer will advance to the next DATA
location.
Auto Address Increment Mode
4.6.1.1
Write 0x10 to SL811HS in address cycle (A0 is set LOW)
Write 0x55 to SL811HS in data cycle (A0 is set HIGH) -> Write 0x55 to location 0x10
Write 0xaa to SL811HS in data cycle (A0 is set HIGH) -> Write 0xaa to location 0x11
Write 0xbb to SL811HS in data cycle (A0 is set HIGH) -> Write 0xbb to location 0x12
The advantage of auto address increment mode is that it reduces the number of SL811HS memory Read/Write cycles required
to move data to/from the device. For example, transferring 64-bytes of data to/from SL811HS using auto increment mode, will
reduce the number of cycles to 1 Address Write and 64 Read/Write Data cycles, compared to 64 Address Writes and 64 Data
Cycles for Random Access.
For example
4.7
Either a 12-MHz or a 48-MHz external crystal can be used with the SL811HS. Two pins, X1 and X2, are provided to connect a
low-cost crystal circuit to the device as shown in
Figure 4-2
and
Figure 4-3
. If an external 48-MHz clock source is available in the
application, it can be used instead of the crystal circuit by connecting the source directly to the X1 input pin. When a clock is used,
the X2 pin is left unconnected.
PLL Clock Generator
相關PDF資料 |
PDF描述 |
|---|---|
| SL811S | USB Dual Speed Slave Controller |
| SM-800 | ECL |
| SM-801 | ECL |
| SM-807 | ECL |
| SM-809 | ECL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SL811HST-1.5 | 制造商:Cypress Semiconductor 功能描述:BUS Controller Circuit, 48 Pin, QFP |
| SL811HST-AC | 功能描述:IC USB HOST/SLAVE CTRLR 48LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應用 系列:- 產品變化通告:Product Discontinuation 26/Aug/2009 標準包裝:250 系列:- 應用:網絡處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應商設備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| SL811HST-AXC | 功能描述:USB 接口集成電路 256B HOST COM RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| SL811HST-AXC | 制造商:Cypress Semiconductor 功能描述:IC USB HOST CONTROLLER 48MHZ 制造商:Cypress Semiconductor 功能描述:IC, USB HOST CONTROLLER, 48MHZ 制造商:Cypress Semiconductor 功能描述:IC, USB HOST CONTROLLER, 48MHZ; No. of I/O's:8; Digital IC Case Style:TQFP; No. of Pins:48; RAM Memory Size:256KB; CPU Speed:48MHz; Peripherals:DMA; Embedded Interface Type:USB; Operating Temperature Min:0C; Operating Temperature |
| SL811S | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:USB Dual Speed Slave Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。