- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98079 > SED122ADXA 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC165 PDF資料下載
參數(shù)資料
| 型號(hào)： | SED122ADXA |
| 元件分類： | 顯示控制器 |
| 英文描述： | 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC165 |
| 封裝： | DIE-165 |
| 文件頁數(shù)： | 27/50頁 |
| 文件大?。?/td> | 398K |
| 代理商： | SED122ADXA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
SED1220
EPSON
4–33
SED1220
*5: Character “
” display. This is applicable to the
case where no access is made from the MPU and the
built-in power circuit and oscillating circuit are in
operation.
*6: Current consumption when data is always written by
fcyc.
The current consumption in the access state is almost
proportional to the access frequency (fcyc).
When no access is made, only IDD (I) occurs.
*7:
tR (reset time) indicates the internal circuit reset
completion time from the edge of the RES signal.
Accordingly, the SED1220 usually enters the oper-
ating state after
tR.
*8: Specifies the minimum pulse width of the RES
signal. It is reset when a signal having the pulse
width greater than
tRW is entered.
*9: When operating the boosting circuit, the power
supply VSS must be used within the input voltage
range.
*10: The fOSC frequency of the oscillator circuit for
internal circuit drive may differ from the fBST boost-
ing clock on some models. The following provides
the relationship between the fOSC frequency, fBST
boosting clock, and fFR frame frequency.
fOSC = (No. of digits)
× (1/Duty) × fFR
fBST = (1/2)
× (1/No. of digits) × fOSC
*11: When performing the operations using an external
clock, not taking advantage of the built-in oscillation
circuit, input the waveforms indicated below.
Meanwhile, while using an external clock but when
clock inputs are not being made, fix it to “H”.
(Normal High)
<Incase the external clock = fosc>
Duty = (th/tosc)
× 100 = 20 ~ 30%
fosc = 1/tosc
<Incase the external clock = 4
× fosc>
Duty = (th/tosc)
× 100 = 50%
fosc = 1/tosc
Power Supply
tRES
VDD
VSS
VDD
VSS
–2.4 V
tRW
tR
RES
All signal timings are based on 20% and 80% of VSS signals.
tosc
th
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SED1278FOD | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| SED1278F | 16 X 40 DOTS DOT MAT LCD DSPL CTLR, PQFP80 |
| SED1330FBA | DOT MAT LCD DSPL CTLR, PQFP60 |
| SED1330FBB | 640 X 256 DOTS DOT MAT LCD DSPL CTLR, PQFP60 |
| SED1335FOA | DOT MAT LCD DSPL CTLR, PQFP60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SED1278 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D | 制造商:EPSON 制造商全稱:EPSON 功能描述:Dot Matrix LCD Controller Driver |
| SED1278D0A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。