參數(shù)資料
型號(hào)： SDA9589X
廠(chǎng)商： Electronic Theatre Controls, Inc.
英文描述： PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs
中文描述： 畫(huà)中畫(huà)四先進(jìn)SOPHISTICUS高端畫(huà)中畫(huà)，圖像芯片
文件頁(yè)數(shù)： 27/102頁(yè)
文件大?。?/td> 2306K
代理商： SDA9589X
Micronas
4-27
SDA 9489X
SDA 9589X
System Description
Preliminary Data Sheet
SDA 9589X and SDA 9489X allow multiple scan rates for the use in desktop video
applications, VGA compatible or 100Hz TV sets. All features are provided in ’normal’
operating modes at auto detected 50Hz and 60 Hz parent and inset standards. 2f
H
modes (100/120Hz and progressive) are supported by line frequency- and pixel clock
doubling and are not detected automatically. Even on a 16:9 picture tube correct aspect
ratio can be displayed by selecting the suitable parent clock. The video synthesizer
generates also a special pixel clock for VGA display (see chapter 5.5.9 for details). As
(S)VGA consists of a variety of scan rates the correct aspect ratio is not adjustable for
all modes with the parent clock (
HZOOM
) because of the limited count of frequencies.
For single PIP only, correct aspect ratio is maintained by the vertical and horizontal
scaler (
HSHRINK
and
VSHRINK
).
It is possible to display (S)VGA sources for parent display, as long as the horizontal
frequency is lower than 40 kHz and the signal does not contain more than 1023 lines.
For progressive scan mode,
PROGEN
must be set. Additionally
field-mode
should be
forced to prevent unallowed
frame-mode
displaying (
FIESEL
). As the (S)VGA normally
does not fit to the display raster generated in the vertical noise suppression,
VSPNSRQ
should be disabled. (S)VGA signals for inset channel are not supported.
Table 4-15
Selection of display field repetition
4.7.3
For a single-PiP, the number of displayed lines depends on the selected picture size and
on the signal standard. For multi picture display, the number of displayed lines depends
on the selected picture size and on the signal standard of the parent signal. Additionally,
a standard can be forced by
DISPSTD
.
Display standard
PROGEN
READD
Expected input signal
0
0
50 or 60 Hz signal interlace
0
1
100 or 120 Hz signals interlace
1
0
(reserved)
1
1
50 or 60 Hz or (S)VGA signal progressive
相關(guān)PDF資料
PDF描述
SDB14 1.0 AMP. Schottky Barrier Rectifiers
SDB15 1.0 AMP. Schottky Barrier Rectifiers
SDB16 1.0 AMP. Schottky Barrier Rectifiers
SDB19 1.0 AMP. Schottky Barrier Rectifiers
SDBS19 1.0 AMP. Schottky Barrier Rectifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDAB-15P 制造商:HRS 制造商全稱(chēng):HRS 功能描述:STRAIGHT/METAL PCB D-SUB
SDAB-15P(55) 制造商:Hirose Electric 功能描述:2.74mm 15 2 Zv^N ^Cv 39.14mm 350VAC 3A 5000M/500VDC 15m/100mA 1250VAC/1min. +85 -55 PBT/UL94V-0/ jbPbL+bL AWG#28 to #30 12.55mm Bulk
SDAB-15P05 制造商:HRS 制造商全稱(chēng):HRS 功能描述:STRAIGHT/METAL PCB D-SUB
SDAB-15S 制造商:HRS 制造商全稱(chēng):HRS 功能描述:STRAIGHT/METAL PCB D-SUB
SDAB-15S(55) 制造商:Hirose Electric 功能描述:2.74mm 15 2 Zv^N ^Cv 39.14mm 350VAC 3A 5000M/500VDC 15m/100mA 1250VAC/1min. +85 -55 PBT/UL94V-0/ jbPbL+bL 12.55mm Bulk 制造商:Hirose 功能描述:Conn D-Subminiature SKT 15 POS 2.74mm Solder ST Thru-Hole 15 Terminal 1 Port
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*