參數(shù)資料
型號: SDA9589X
廠商: Electronic Theatre Controls, Inc.
英文描述: PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs
中文描述: 畫中畫四先進SOPHISTICUS高端畫中畫,圖像芯片
文件頁數(shù): 23/102頁
文件大?。?/td> 2306K
代理商: SDA9589X
Micronas
4-23
SDA 9489X
SDA 9589X
System Description
Preliminary Data Sheet
automatically, if the described restrictions are not fulfilled. Then only every second
incoming field is shown (field mode). Field mode normally shows joint-lines. This is
caused by an update of the memory during read out. The result is that one part of the
picture contains new picture information and the other part contains one earlier written
field. The switching from or to frame mode is free of artifacts.
Activation of frame-mode display is blocked automatically if at least one of the following
conditions is not fulfilled:
Inset and parent channel have the same field repetition frequency. This means that
frame mode is possible only for 50Hz inset and parent sources or 60Hz inset and
parent sources.
Interlace signal is detected for inset and parent channel. For progressive scan or
(S)VGA display therefore only field mode is possible. For some VCRs in trick mode,
often no interlace is detected also.
The number of lines is within a predefined range for inset (
FMACTI
) or parent
(
FMACTP
) channel (assuming standard signals according to ITU)
Table 4-12
Required number of lines for frame mode display
The system may be forced to field mode by means of
FIESEL.
Either first or second field
is selectable. ’One of both’ takes every second field independent of the field number.
This is meant for sources generating only one field (e.g. video-games).
For progressive scan conversion systems and HDTV / (S)VGA displays a line doubling
mode is available (
PROGEN
). Every line of the inset picture is read twice.
Memory writing is stopped by
FREEZE
bit. The field stored in the memory is then
continuously read. As the picture decimation takes place before storing, the picture size
of a frozen picture can not be changed.
Synchronization of memory reading with the parent channel is achieved by processing
the parent horizontal and vertical synchronization signals connected to the pin HSP for
horizontal synchronization and pin VSP for vertical synchronization.
HSPINV
or
VSPINV
respectively allow an inversion of the
expected signal polarity.
FMACTP
parent
standard
number of
lines per field
FMACTI
inset
standard
number of
lines per field
0
50 Hz
310...315
0
50 Hz
310...315
1
50 Hz
290...325
1
50 Hz
290...325
0
60 Hz
260...265
0
60 Hz
260...265
1
60 Hz
250...275
1
60 Hz
250...275
相關(guān)PDF資料
PDF描述
SDB14 1.0 AMP. Schottky Barrier Rectifiers
SDB15 1.0 AMP. Schottky Barrier Rectifiers
SDB16 1.0 AMP. Schottky Barrier Rectifiers
SDB19 1.0 AMP. Schottky Barrier Rectifiers
SDBS19 1.0 AMP. Schottky Barrier Rectifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDAB-15P 制造商:HRS 制造商全稱:HRS 功能描述:STRAIGHT/METAL PCB D-SUB
SDAB-15P(55) 制造商:Hirose Electric 功能描述:2.74mm 15 2 Zv^N ^Cv 39.14mm 350VAC 3A 5000M/500VDC 15m/100mA 1250VAC/1min. +85 -55 PBT/UL94V-0/ jbPbL+bL AWG#28 to #30 12.55mm Bulk
SDAB-15P05 制造商:HRS 制造商全稱:HRS 功能描述:STRAIGHT/METAL PCB D-SUB
SDAB-15S 制造商:HRS 制造商全稱:HRS 功能描述:STRAIGHT/METAL PCB D-SUB
SDAB-15S(55) 制造商:Hirose Electric 功能描述:2.74mm 15 2 Zv^N ^Cv 39.14mm 350VAC 3A 5000M/500VDC 15m/100mA 1250VAC/1min. +85 -55 PBT/UL94V-0/ jbPbL+bL 12.55mm Bulk 制造商:Hirose 功能描述:Conn D-Subminiature SKT 15 POS 2.74mm Solder ST Thru-Hole 15 Terminal 1 Port