- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374749 > SDA9588X (MICRONAS SEMICONDUCTOR HOLDING AG) Cost-effective Picture-In-Picture ICs PDF資料下載
參數(shù)資料
| 型號(hào)： | SDA9588X |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 畫面疊加 |
| 英文描述： | Cost-effective Picture-In-Picture ICs |
| 中文描述： | PICTURE-IN-PICTURE IC, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 11/87頁 |
| 文件大小： | 2045K |
| 代理商： | SDA9588X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
SDA 9488X
SDA 9588X
System Description
Micronas
4-11
Preliminary Data Sheet
The clamping pulse can be shifted in position (
CLMPIST
) and length (
CLMPID
) to adjust
to the specific application. The ADCs are driven by a 20.25 MHz free running crystal
clock which is not related to the incoming CVBS signal.
To avoid aliasing by subsampling the CVBS signal and the Y/C signals should be
bandlimited to 10MHz. In the same manner the U/V signal frequency spectrum (SDA
9588X) should not exceed 5 MHz. The digital filtering suppresses all frequencies above
the useable spectrum.
4.1.3
To accommodate to different CVBS input voltages an automatic gain control has been
implemented. The chip works correctly for input voltages in the range from 0.5 to 1.5V
pp
.
For best signal-to-noise ratio, the maximum CVBS amplitude is recommended if
available. The AGC behavior can be chosen out of four possibilities (
AGCMDE
):
The sync height serves as reference for the gain control in the typical application. When
using overflow detection only, the gain is set to maximum and is reduced whenever an
overflow occurs. This procedure will be executed again when a channel change is
detected or the gain control is manually reset by
AGCRES
.
Automatic Gain Control
Figure 4-2
AGC characteristic
4.1.4
The nominal CVBS signal with 75% color has a magnitude of 1 V
pp
. The upper headroom
is left to permit signals with 100% color resulting in 1.23 V
pp
. The Y signal must always
contain the sync part. Its levels correspond to the CVBS levels except for the missing
color and burst. After A/D conversion the video part is clamped to its black value and is
amplified to 224 digital steps. The nominal signal levels ensure correct brightness and
saturation. The YUV signal levels conform to the ITU 601 recommendation.
Signal Magnitudes
0
2
4
6
8
10
12
14
16
0
0.5
1
1.5
2
Automatic Gain Control Characteristic
AGCVAL
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA9489X | PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
| SDA9589X | PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
| SDB14 | 1.0 AMP. Schottky Barrier Rectifiers |
| SDB15 | 1.0 AMP. Schottky Barrier Rectifiers |
| SDB16 | 1.0 AMP. Schottky Barrier Rectifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9589X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
| SDAB-15P | 制造商:HRS 制造商全稱:HRS 功能描述:STRAIGHT/METAL PCB D-SUB |
| SDAB-15P(55) | 制造商:Hirose Electric 功能描述:2.74mm 15 2 Zv^N ^Cv 39.14mm 350VAC 3A 5000M/500VDC 15m/100mA 1250VAC/1min. +85 -55 PBT/UL94V-0/ jbPbL+bL AWG#28 to #30 12.55mm Bulk |
| SDAB-15P05 | 制造商:HRS 制造商全稱:HRS 功能描述:STRAIGHT/METAL PCB D-SUB |
| SDAB-15S | 制造商:HRS 制造商全稱:HRS 功能描述:STRAIGHT/METAL PCB D-SUB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。