- 您現在的位置：買賣IC網 > PDF目錄374749 > SDA9254-2 (SIEMENS A G) 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter PDF資料下載
參數資料
| 型號： | SDA9254-2 |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter |
| 中文描述： | VIDEO DRAM, PQFP64 |
| 封裝： | PLASTIC, MQFP-64 |
| 文件頁數： | 7/32頁 |
| 文件大?。?/td> | 183K |
| 代理商： | SDA9254-2 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
SDA 9254-2
Semiconductor Group
7
1998-01-16
Write Transfer from Latch C to Memory (RE)
The data of latch C are transferred to the preaddressed location of the memory array at the rising
edge of RE, if the mode bits were set to H (M1) and L (M0), see “Addressing and Mode Control.”
Addressing and Mode Control (SAR, SAC, SCAD, RE)
The serial 8-bit row address SAR and the 8-bit column address/mode code SAC are serially shifted
into the TV-SAM (LSB first) at rising edge of the address clock SCAD. After 8 SCAD cycles, the
falling edge of RE internally latches SAR and SAC. The column address itself needs only 6 bits. The
last 2 bits of SAC are defined as mode bits and determine the read/write and refresh operation of
the memory arrays to be triggered by the RE signal.
Read Transfer from Memory to Latch A or B (RE)
Memory data from a preaddressed location are transferred to latch A or B at the falling edge of RE,
depending on the mode control bits, see “Addressing and Mode Control”.
Data Transfer from Latch A to Shift Register A (RA)
The data of latch A are transferred to shift register A at the falling edge of the read transfer signal
RA. If the timing restrictions between RA and the shift clock SCA are taken into account, a
continuous data flow at output SQA without interrupts is possible. This transfer operation is
independent on all other transfer operations except for a small forbidden time window conditioned
by the memory to latch A transfer.
Data Transfer from Latch B to Shift Register B (RB)
The data of latch B are transferred to shift register B at the falling edge of the read transfer signal
RB. If the timing restrictions between RB and the shift clock SCB are taken into account, a
continuous data flow at memory output port B without interrupts is possible. This transfer operation
is independent on all other transfer operations except for a small forbidden time window conditioned
by the memory to latch B transfer.
For correct operation of the recursive filtering the memory output data at port B must be in phase
with the input data SDC. This restriction forces a fixed space of time between RB and WT of 25
clock periods of SCB (see
diagram 8
).
Mode Bit M1
Mode Bit M0
Operation
L
L
Read transfer from memory to latch A
L
H
Read transfer from memory to latch B
H
L
Write transfer from latch C to memory
H
H
Refresh with internal row address
相關PDF資料 |
PDF描述 |
|---|---|
| SDA9257 | Clock Sync Generator |
| SDA9280 | ICs for Consumer Electronics |
| SDA9280B22 | ICs for Consumer Electronics |
| SDA9290-5 | Picture Processor |
| SDA9361 | DDC-PLUS-Deflection Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SDA9255 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255 |
| SDA9257 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Clock Sync Generator |
| SDA9270 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA9280 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA9280B22 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
發(fā)布緊急采購，3分鐘左右您將得到回復。