- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC16C654IB64,128 (NXP SEMICONDUCTORS) 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | SC16C654IB64,128 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 7/52頁 |
| 文件大?。?/td> | 647K |
| 代理商： | SC16C654IB64,128 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Philips Semiconductors
SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 04 — 19 June 2003
15 of 52
9397 750 11617
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
suspend/resume transmissions. When double 8-bit Xon/Xoff characters are selected,
the SC16C654/654D compares two consecutive receive characters with two software
ow control 8-bit values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions
accordingly. Under the above described ow control mechanisms, ow control
characters are not placed (stacked) in the user accessible RX data buffer or FIFO.
In the event that the receive buffer is overlling and ow control needs to be executed,
the SC16C654/654D automatically sends an Xoff message (when enabled) via the
serial TX output to the remote modem. The SC16C654/654D sends the Xoff1,2
characters as soon as received data passes the programmed trigger level. To clear
this condition, the SC16C654/654D will transmit the programmed Xon1,2 characters
as soon as receive data drops below the programmed trigger level.
6.8 Special feature software ow control
A special feature is provided to detect an 8-bit character when EFR[5] is set. When
8-bit character is detected, it will be placed on the user-accessible data stack along
with normal incoming RX data. This condition is selected in conjunction with
EFR[0-3]. Note that software ow control should be turned off when using this special
mode by setting EFR[0-3] to a logic 0.
The SC16C654/654D compares each incoming receive character with Xoff2 data. If a
match exists, the received data will be transferred to the FIFO, and ISR[4] will be set
to indicate detection of a special character. Although the Internal Register Table
(Table 8) shows each X-Register with eight bits of character information, the actual
number of bits is dependent on the programmed word length. Line Control Register
bits LCR[0-1] dene the number of character bits, i.e., either 5 bits, 6 bits, 7 bits or
8 bits. The word length selected by LCR[0-1] also determine the number of bits that
will be used for the special character comparison. Bit 0 in the X-registers corresponds
with the LSB bit for the receive character.
6.9 Xon any feature
A special feature is provided to return the Xoff ow control to the inactive state
following its activation. In this mode, any RX character received will return the Xoff
ow control to the inactive state so that transmissions may be resumed with a remote
buffer. This feature is more fully dened in Section 6.7 “Software ow control”.
6.10 Hardware/software and time-out interrupts
Three special interrupts have been added to monitor the hardware and software ow
control. The interrupts are enabled by IER[5-7]. Care must be taken when handling
these interrupts. Following a reset, the transmitter interrupt is enabled, the
SC16C654/654D will issue an interrupt to indicate that the Transmit Holding Register
is empty. This interrupt must be serviced prior to continuing operations. The LSR
register provides the current singular highest priority interrupt only. It could be noted
that CTS and RTS interrupts have lowest interrupt priority. A condition can exist
where a higher priority interrupt may mask the lower priority CTS/RTS interrupt(s).
Only after servicing the higher pending interrupt will the lower priority CTS/TRS
interrupt(s) be reected in the status register. Servicing the interrupt without
investigating further interrupt conditions can result in data errors.
相關PDF資料 |
PDF描述 |
|---|---|
| SC16C654IA68,512 | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 |
| SC18005CQ | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| SC18IS600IBS,151 | I2C BUS CONTROLLER, PQCC24 |
| SC18IS600IBS | I2C BUS CONTROLLER, PQCC24 |
| SC2200UCL-300 | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA432 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFO |
| SC16C750B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs |
| SC16C750BIA44 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 1CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C750BIA44,512 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 1CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C750BIA44,518 | 功能描述:UART 接口集成電路 1CH. UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。