- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98077 > SB80L186EC13 (INTEL CORP) 16-BIT, 13 MHz, MICROPROCESSOR, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | SB80L186EC13 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 13 MHz, MICROPROCESSOR, PQFP100 |
| 封裝： | SHRINK, QFP-100 |
| 文件頁數(shù)： | 5/57頁 |
| 文件大?。?/td> | 1573K |
| 代理商： | SB80L186EC13 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
80C186EC188EC 80L186EC188EC
Table 2 Pin Descriptions
(Continued)
Pin Name
Pin
Input
Output
Pin Description
Type
States
PEREQ
I
A(L)
Processor Extension REQuest
signals that a data
transfer between an 80C187 Numerics Processor
Extension and Memory is pending Systems not using an
80C187 must tie this pin to VSS This signal does not exist
on the 80C188EC80L188EC
UCS
O
H(1)
Upper Chip Select
will go active whenever the address of
a memory or IO bus cycle is within the address range
R(1)
programmed by the user After reset UCS is configured to
I(1)
be active for memory accesses between 0FFC00H and
P(1)
0FFFFFH
LCS
O
H(1)
Lower Chip Select
will go active whenever the address of
a memory or IO bus cycle is within the address range
R(1)
programmed by the user LCS is inactive after a reset
I(1)
P(1)
P10GCS0
O
H(X)H(1)
These pins provide a multiplexed function If enabled
each pin can provide a General purpose Chip Select
P11GCS1
R(1)
output which will go active whenever the address of a
P12GCS2
I(X)I(1)
memory or IO bus cycle is within the address limitations
P13GCS3
P(X)P(1)
programmed by the user When not programmed as a
P14GCS4
Chip-Select each pin may be used as a general purpose
P15GCS5
output port
P16GCS6
P17GCS7
T0OUT
O
H(Q)
Timer OUTput
pins can be programmed to provide single
clock or continuous waveform generation depending on
T1OUT
R(1)
the timer mode selected
I(Q)
P(X)
T0IN
I
A(L)
Timer INput
is used either as clock or control signals
depending on the timer mode selected This pin may be
T1IN
A(E)
either level or edge sensitive depending on the
programming mode
INT70
I
A(L)
Maskable INTerrupt
input will cause a vector to a specific
Type interrupt routine The INT60 pins can be used as
A(E)
cascade inputs from slave 8259A devices The INT pins
can be configured as level or edge sensitive
INTA
O
H(1)
INTerrupt Acknowledge
output is a handshaking signal
used by external 82C59A Programmable Interrupt
R(1)
Controllers
I(1)
P(1)
P35
IO
A(L)
H(X)
Bidirectional open-drain port pins
P34
R(Z)
I(X)
H(X)
P33DMAI1
O
H(X)
DMA Interrupt
output goes active to indicate that the
channel has completed a transfer DMAI1 and DMAI0 are
P32DMAI0
R(0)
multiplexed with output only port functions
I(Q)
P(X)
NOTE
Pin names in parentheses apply to the 80C188EC80L188EC
13
相關PDF資料 |
PDF描述 |
|---|---|
| SB80L186EB8 | 16-BIT, 8 MHz, MICROPROCESSOR, PQFP80 |
| SB83C196KD | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| SB83C196NP | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100 |
| SB83C196NU50 | 16-BIT, MROM, 50 MHz, MICROCONTROLLER, PQFP100 |
| SB87C196NP | 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP100 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SB80L186EC-13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| SB80L186EC16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| SB80L186EC20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| SB80L186EC25 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| SB80L188EA-13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。