- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98077 > SB80L186EC13 (INTEL CORP) 16-BIT, 13 MHz, MICROPROCESSOR, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | SB80L186EC13 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 13 MHz, MICROPROCESSOR, PQFP100 |
| 封裝： | SHRINK, QFP-100 |
| 文件頁數(shù)： | 4/57頁 |
| 文件大?。?/td> | 1573K |
| 代理商： | SB80L186EC13 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
80C186EC188EC 80L186EC188EC
Table 2 Pin Descriptions
(Continued)
Pin Name
Pin
Input
Output
Pin Description
Type
States
RD
O
H(Z)
ReaD
output signals that the accessed memory or IO
device should drive data information onto the data bus
R(Z)
I(1)
P(1)
WR
O
H(Z)
WRite
output signals that data available on the data bus are
to be written into the accessed memory or IO device
R(Z)
I(1)
P(1)
READY
I
A(L)
READY
input to signal the completion of a bus cycle READY
must be active to terminate any 80C186EC bus cycle unless
S(L)
it is ignored by correctly programming the Chip-Select unit
(Note 1)
DEN
O
H(Z)
Data ENable
output to control the enable of bi-directional
transceivers in a buffered system DEN is active only when
R(Z)
data is to be transferred on the bus
I(1)
P(1)
DTR
O
H(Z)
Data TransmitReceive
output controls the direction of a bi-
directional buffer in a buffered system
R(Z)
I(X)
P(X)
LOCK
IO
A(L)
H(Z)
LOCK
output indicates that the bus cycle in progress is not
interruptable The processor will not service other bus
R(Z)
requests (such as HOLD) while LOCK is active This pin is
I(X)
configured as a weakly held high input while RESIN is active
P(X)
and must not be driven low
HOLD
I
A(L)
HOLD
request input to signal that an external bus master
wishes to gain control of the local bus The processor will
relinquish control of the local bus between instruction
boundaries that are not LOCKed
HLDA
O
H(1)
HoLD Acknowledge
output to indicate that the processor
has relinquished control of the local bus When HLDA is
R(0)
asserted the processor will (or has) floated its data bus and
I(0)
control signals allowing another bus master to drive the
P(0)
signals directly
NCS
O
H(1)
Numerics Coprocessor Select
output is generated when
acessing a numerics coprocessor This signal does not exist
R(1)
on the 80C188EC80L188EC
I(1)
P(1)
ERROR
I
A(L)
ERROR
input that indicates the last numerics processor
extension operation resulted in an exception condition An
interrupt TYPE 16 is generated if ERROR is sampled active
at the beginning of a numerics operation Systems not using
an 80C187 must tie ERROR to VCC This signal does not
exist on the 80C188EC80L188EC
NOTE
Pin names in parentheses apply to the 80C188EC80L188EC
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SB80L186EB8 | 16-BIT, 8 MHz, MICROPROCESSOR, PQFP80 |
| SB83C196KD | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| SB83C196NP | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100 |
| SB83C196NU50 | 16-BIT, MROM, 50 MHz, MICROCONTROLLER, PQFP100 |
| SB87C196NP | 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SB80L186EC-13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| SB80L186EC16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| SB80L186EC20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| SB80L186EC25 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| SB80L188EA-13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。