參數(shù)資料
型號(hào)： SB80L186EC13
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 16-BIT, 13 MHz, MICROPROCESSOR, PQFP100
封裝： SHRINK, QFP-100
文件頁(yè)數(shù)： 3/57頁(yè)
文件大小： 1573K
代理商： SB80L186EC13
80C186EC188EC 80L186EC188EC
Table 2 Pin Descriptions
(Continued)
Pin Name
Pin
Input
Output
Pin Description
Type
States
A18S5
IO
A(L)
H(Z)
These pins drive address information during the address
phase of the bus cycle During T2 and T3 these pins drive
A17S4
R(WH)
status information (which is always 0 on the 80C186EC)
A16S3
I(0)
These pins are used as inputs during factory test driving
(A158)
P(0)
these pins low during reset will cause unspecified operation
On the 80C188EC A158 provide valid address information
for the entire bus cycle
AD15CAS2
IO
S(L)
H(Z)
These pins are part of the multiplexed ADDRESS and DATA
bus During the address phase of the bus cycle address bits
AD14CAS1
R(Z)
15 through 13 are presented on these pins and can be
AD13CAS0
I(0)
latched using ALE Data information is transferred during the
P(0)
data phase of the bus cycle Pins AD1513CAS20 drive the
82C59 slave address information during interrupt
acknowledge cycles
AD120
IO
S(L)
H(Z)
These pins provide a multiplexed ADDRESS and DATA bus
During the address phase of the bus cycle address bits 0
(AD70)
R(Z)
through 12 (0 through 7 on the 80C188EC) are presented on
I(0)
the bus and can be latched using ALE Data information is
P(0)
transferred during the data phase of the bus cycle
S20
O
H(Z)
Bus cycle Status are encoded on these pins to provide bus
transaction information S20 are encoded as follows
R(1)
I(1)
P(1)
S2
S1
S0
Bus Cycle Initiated
0
Interrupt Acknowledge
0
1
Read IO
0
1
0
Write IO
0
1
Processor HALT
1
0
Instruction Queue Fetch
1
0
1
Read Memory
1
0
Write Memory
1
Passive (No bus activity)
ALE
O
H(0)
Address Latch Enable
output is used to strobe address
information into a transparent type latch during the address
R(0)
phase of the bus cycle
I(0)
P(0)
BHE
O
H(Z)
Byte High Enable
output to indicate that the bus cycle in
progress is transferring data over the upper half of the data
(RFSH)
R(Z)
bus BHE and A0 have the following logical encoding
I(1)
P(1)
A0
BHE
Encoding
(for 80C186EC
80L186EC only)
0
Word transfer
0
1
Even Byte transfer
1
0
Odd Byte transfer
1
Refresh operation
On the 80C188EC80L188EC RFSH is asserted low to
indicate a refresh bus cycle
NOTE
Pin names in parentheses apply to the 80C188EC80L188EC
11
相關(guān)PDF資料
PDF描述
SB80L186EB8 16-BIT, 8 MHz, MICROPROCESSOR, PQFP80
SB83C196KD 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
SB83C196NP 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100
SB83C196NU50 16-BIT, MROM, 50 MHz, MICROCONTROLLER, PQFP100
SB87C196NP 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SB80L186EC-13 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
SB80L186EC16 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
SB80L186EC20 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
SB80L186EC25 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
SB80L188EA-13 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*