- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA7184 (NXP Semiconductors N.V.) Digital Video Encoders DENC2-M6 PDF資料下載
參數(shù)資料
| 型號： | SAA7184 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital Video Encoders DENC2-M6 |
| 中文描述： | 數(shù)字視頻編碼器DENC2 - M6的 |
| 文件頁數(shù)： | 22/36頁 |
| 文件大?。?/td> | 180K |
| 代理商： | SAA7184 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1996 Jul 03
22
Philips Semiconductors
Preliminary specification
Digital Video Encoders (DENC2-M6)
SAA7184; SAA7185B
Table 31
Subaddress 7A
Table 32
Subaddress 7B to 7D
Slave Transmitter
Table 33
Slave Transmitter (slave address 89H or 8DH)
Table 34
No subaddress
DATA BYTE
DESCRIPTION
FLC1
FLC0
0
0
field length control interlaced 312.5 lines/fields at 50 Hz, 262.5 lines/fields at 60 Hz
(reset default)
field length control non-interlaced 312 lines/fields at 50 Hz, 262 lines/fields at 60 Hz
field length control non-interlaced 313 lines/fields at 50 Hz, 262 lines/fields at 60 Hz
field length control non-interlaced 313 lines/fields at 50 Hz, 262 lines/fields at 60 Hz
0
1
1
1
0
1
DATA BYTE
DESCRIPTION
FAL
first active line = FAL + 4 for M systems; = FAL + 1 for other systems, measured in lines
FAL = 0 coincides with the first field synchronization pulse
last active line = LAL + 3 for M systems; = LAL for other systems, measured in lines
LAL = 0 coincides with the first field synchronization pulse
LAL
REGISTER
FUNCTION
SUBADDRESS
DATA BYTE
D7
D6
D5
D4
D3
D2
D1
D0
Status byte
VER2
VER1
VER0
CCRDO
CCRDE
FSQ2
FSQ1
FSQ0
DATA BYTE
DESCRIPTION
VER
Version identification of the device. It will be changed with all versions of the IC that have different
programming models. Current version is 100 binary.
1 = closed caption bytes of the odd field have been encoded.
0 = the bit is reset after information has been written to the subaddresses 67 and 68. It is set
immediately after the data have been encoded.
1 = closed caption bytes of the even field have been encoded.
0 = the bit is reset after information has been written to the subaddresses 69 and 6A. It is set
immediately after the data have been encoded.
State of the internal field sequence counter.
Bit 0 (FSQ0) gives the odd/even information; odd = LOW, even = HIGH.
CCRDO
CCRDE
FSQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7187 | Digital video encoder (DENC2-SQ)(數(shù)字視頻編碼器) |
| SAA7188A | Digital Video Encoder (DENC2-M)(數(shù)字視頻編碼器(DENC2-M)) |
| SAA7201 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
| SAA7201H | Integrated MPEG2 AVG decoder |
| SAA7212 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7184WP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoders DENC2-M6 |
| SAA7185 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder DENC2 |
| SAA7185B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoders DENC2-M6 |
| SAA7185BWP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoders DENC2-M6 |
| SAA7185WP | 制造商:NXP Semiconductors 功能描述: 制造商:Philips Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。