- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA2022 (NXP Semiconductors N.V.) Tape formatting and error correction for the DCC system PDF資料下載
參數(shù)資料
| 型號： | SAA2022 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Tape formatting and error correction for the DCC system |
| 中文描述： | 磁帶格式和糾錯的數(shù)控系統(tǒng) |
| 文件頁數(shù)： | 23/52頁 |
| 文件大?。?/td> | 208K |
| 代理商： | SAA2022 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
February 1994
23
Philips Semiconductors
Product specification
Tape formatting and error
correction for the DCC system
SAA2022
Direct Access
Only one write (CMD) and four read
(STATUS0 to STATUS3) registers can be directly
accessed using the LTCNT lines, all other registers must
be accessed by first programming the command register.
The four Status registers can be read by performing
4 RSTAT transfers within the same LTEN = HIGH period.
Indirect Access
To write to or read from the indirect access registers, a
command must first be sent to the command register. The
transfer of bytes can then occur using WDAT and RDAT
type transfers. It is the responsibility of the microcontroller
to ensure that the transfer type and the last command are
compatible. The same type of transfer can continue until a
new command is sent.
Typical transfers on the microcontroller interface are
shown in Figs 16 to 19.
Fig.16 LT interface timing (1).
MEA715 - 1
LTEN
LTCNT0,1
LTCLK
LTDATA
LTEN
LTCNT0,1
LTCLK
LTDATA
0
1
2
3
4
5
6
7
tsu3
th3
tsu2
tsu4
tsu1
th1
tLE
tLc
tHc
th2
0
td1
tsu2
tsu4
tsu1
th1
tLE
tLc
tHc
th2
1
2
3
4
5
6
7
th6
td2
th5
transfer of byte from microcontroller (a)
transfer of byte to microcontroller (b)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA2022GP | Tape formatting and error correction for the DCC system |
| SAA4995WP | Panorama-IC (PAN-IC)(全景畫面IC) |
| SAA55XX | TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD) |
| SAA6712E | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| SAA6713AH | XGA analog input flat panel controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA2022GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Tape formatting and error correction for the DCC system |
| SAA2023 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2023GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2023H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2032 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。