- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98070 > S3P8245XX-TW 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | S3P8245XX-TW |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, TQFP-80 |
| 文件頁數(shù)： | 62/217頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | S3P8245XX-TW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁
16-BIT TIMER 0/1
S3C8248/C8245/P8245/C8247/C8249/P8249
12-6
FUNCTION DESCRIPTION
Timer 1 Interrupts (IRQ3, Vectors E8H and EAH)
The timer 1 module can generate two interrupts, the timer 1 overflow interrupt (T1OVF), and the timer 1
match/capture interrupt (T1INT). T1OVF is interrupt level IRQ3, vector EAH. T1INT also belongs to interrupt
level IRQ3, but is assigned the separate vector address, E8H.
A timer 1 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced.
A timer 1 match/capture interrupt, T1INT pending condition is also cleared by hardware when it has been
serviced.
Interval Timer Function
The timer 1 module can generate an interrupt: the timer 1 match interrupt (T1INT). T1INT belongs to interrupt
level IRQ3, and is assigned the separate vector address, E8H. When a timer 1 measure interrupt occurs and is
serviced by the CPU, the pending condition is cleared automatically by hardware.
In interval timer mode, a match signal is generated and T1OUT is toggled when the counter value is identical to
the value written to the T1 reference data register, T1DATAH/L. The match signal generates a timer 1 match
interrupt (T1INT, vector E8H) and clears the counter.
If, for example, you write the value 0010H to T1DATAH/L and 06H to T1CON, the counter will increment until it
reaches 0010H. At this point, the T1 interrupt request is generated, the counter value is reset, and counting
resumes.
Pulse Width Modulation Mode
Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the
T1PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the
value written to the timer 1 data register. In PWM mode, however, the match signal does not clear the counter
but can generate a match interrupt. The counter runs continuously, overflowing at FFFFH, and then repeat the
incrementing from 0000H. Whenever an overflow is occurred, an overflow (OVF) interrupt can be generated.
Although you can use the match or the overflow interrupt in PWM mode, interrupts are not typically used in
PWM-type applications. Instead, the pulse at the T1PWM pin is held to Low level as long as the reference data
value is less than or equal to (
≤) the counter value and then pulse is held to High level for as long as the data
value is greater than (>) the counter value. One pulse width is equal to t
CLK
Capture Mode
In capture mode, a signal edge that is detected at the T1CAP pin opens a gate and loads the current counter
value into the T1 data register. You can select rising or falling edges to trigger this operation.
Timer 1 also gives you capture input source, the signal edge at the T1CAP pin. You select the capture input by
setting the value of the timer 1 capture input selection bit in the port 1 control register low, P1CONL, (set 1 bank
0, E5H). When P1CONL.1.0 is 00, the T1CAP input or normal input is selected .When P1CONL.1.0 is set to 11,
normal output is selected.
Both kinds of timer 1 interrupts can be used in capture mode, the timer 1 overflow interrupt is generated
whenever a counter overflow occurs, the timer 1 match/capture interrupt is generated whenever the counter
value is loaded into the T1 data register.
By reading the captured data value in T1DATAH/L, and assuming a specific value for the timer 1 clock
frequency, you can calculate the pulse width (duration) of the signal that is being input at the T1CAP pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3P8454-QW | 8-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| S3P8454-TW | 8-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| S3P8615-QZ | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| S3C8618XX-AQ | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP42 |
| S3P863A-AQ | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3P8245XZZ-QW85 | 制造商:Samsung Semiconductor 功能描述: |
| S3P8245XZZ-TW85 | 制造商:Samsung Semiconductor 功能描述: |
| S3P8249 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S3C8-SERIES MICROCONTROLLERS |
| S3P8249XZZ-QWR9 | 制造商:Samsung Semiconductor 功能描述: |
| S3P825 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8-BIT CMOS MICROCONTROLLERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。