- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192295 > S25FL064A0LNAI00 (SPANSION LLC) 64M X 1 FLASH 3V PROM, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | S25FL064A0LNAI00 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 64M X 1 FLASH 3V PROM, PDSO16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-013AA, SOP-16 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 1495K |
| 代理商： | S25FL064A0LNAI00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
June 29, 2007 S25FL064A_00_C3
S25FL064A
21
Data
She e t
The following describes the status and control bits of the Status Register.
Write In Progress (WIP) bit: Indicates whether the device is busy performing a Write Status Register,
program, or erase operation. This bit is read-only, and is controlled internally by the device. If WIP is 1, one of
these operations is in progress; if WIP is 0, no such operation is in progress.
Write Enable Latch (WEL) bit: Determines whether the device will accept and execute a Write Status
Register, program, or erase command. When set to 1, the device accepts these commands; when set to 0,
the device rejects the commands. This bit is set to 1 by writing the WREN command, and set to 0 by the
WRDI command, and is also automatically reset to 0 after the completion of a Write Status Register, program,
or erase operation. WEL cannot be directly set by the WRSR command.
Block Protect (BP2, BP1, BP0) bits: Define the portion of the memory area that will be protected against
any changes to the stored data. The Write Status Register (WRSR) command controls these bits, which are
non-volatile. When one or more of these bits is set to 1, the corresponding memory area (see Table 7.1
on page 13) is protected against Page Program (PP) and Sector Erase (SE) commands. If the Hardware
Protected mode is enabled, BP2:BP0 cannot be changed. The Bulk Erase (BE) command is executed only if
all Block Protect (BP2, BP1, BP0) bits are 0.
Status Register Write Disable (SRWD) bit: Provides data protection when used together with the Write
Protect (W#) signal. When SRWD is set to 1 and W# is driven low, the device enters the Hardware Protected
mode. The non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and the
device ignores any Write Status Register (WRSR) command.
9.7
Write Status Register (WRSR)
The Write Status Register (WRSR) command changes the bits in the Status Register. A Write Enable
(WREN) command, which itself sets the Write Enable Latch (WEL) in the Status Register, is required prior to
writing the WRSR command. Table 9.2, S25FL064A Status Register on page 20 shows the status register
bits and their functions.
The host system must drive CS# low, write the WRSR command, and the appropriate data byte on SI
(Figure 9.7).
The WRSR command cannot change the state of the Write Enable Latch (bit 1). The WREN command must
be used for that purpose. Bit 0 is a status bit controlled internally by the Flash device. Bits 6 and 5 are always
read as 0 and have no user significance.
The WRSR command also controls the value of the Status Register Write Disable (SRWD) bit. The SRWD bit
and W# together place the device in the Hardware Protected Mode (HPM). The device ignores all WRSR
commands once it enters the Hardware Protected Mode (HPM). Table 9.3 on page 22 shows that W# must
be driven low and the SRWD bit must be 1 for this to occur.
Figure 9.7 Write Status Register (WRSR) Command Sequence
Hi-Z
MSB
Command
Status Register In
CS#
SCK
SI
SO
0
12
3
4
5
6
7
7654
3
210
8
9 10 11 12 13 14 15
Mode 0
Mode 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2684-254 | PHOTO DIODE |
| S2815S | 1-OUTPUT 10 W DC-DC REG PWR SUPPLY MODULE |
| S29AL032D70BAE000 | 32 Megabit CMOS 3.0 Volt-only Flash Memory |
| S29AL032D70BAE002 | 32 Megabit CMOS 3.0 Volt-only Flash Memory |
| S29AL032D90TFI042 | 32 Megabit CMOS 3.0 Volt-only Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S25FL064K | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64-Mbit CMOS 3.0 Volt Flash Memory with 80-MHz SPI (Serial Peripheral Interface) Multi I/O Bus |
| S25FL064K0SMFI010 | 功能描述:閃存 IC 64MBIT CMOS 3V FL MEMORY 80-MHZ SPI RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| S25FL064K0SMFI011 | 功能描述:閃存 IC 64MBIT CMOS 3V FL MEMORY 80-MHZ SPI RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| S25FL064K0SMFI013 | 制造商:Spansion 功能描述:FLASH SERL-SPI 3V/3.3V 64MBIT - Bulk |
| S25FL064LABBHI020 | 功能描述:IC FLASH NOR 24FBGA 制造商:cypress semiconductor corp 系列:FL-L 包裝:托盤 零件狀態(tài):在售 存儲(chǔ)器類型:非易失 存儲(chǔ)器格式:閃存 技術(shù):FLASH - NOR 存儲(chǔ)容量:64Mb （8M x 8） 時(shí)鐘頻率:108MHz 寫周期時(shí)間 - 字，頁:- 存儲(chǔ)器接口:SPI - 四 I/O， QPI 電壓 - 電源:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:24-TBGA 供應(yīng)商器件封裝:24-BGA（6x8） 標(biāo)準(zhǔn)包裝:338 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。