- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384892 > RV5C387A (RICOH COMPANY LTD) I2C-bus Real-Time Clock ICs with Voltage Monitoring Function PDF資料下載
參數(shù)資料
| 型號： | RV5C387A |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | XO, clock |
| 英文描述： | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| 中文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO10 |
| 封裝： | 4 X 2.90 MM, 1.20 MM HEIGHT, SSOP-10 |
| 文件頁數(shù)： | 13/42頁 |
| 文件大小： | 363K |
| 代理商： | RV5C387A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
PRELIMINARY RV5C387A
12345
- 13 -
(5) /CLEN1
32-kHz Clock Output Bit 1
/CLEN1
0
Enabling the 32-kHz clock output
1
Disabling the 32-kHz clock output
Setting the /CLEN1 bit or the /CLEN2 bit (D4 in control register 1) to 0 specifies generating clock pulses with the
oscillation frequency of the 32.768-kHz crystal oscillator for output from the 32KOUT pin. Conversely, setting
both the /CLEN1 bit and the /CLEN2 bit to 1 specifies disabling (“H”) such output.
Periodic Interrupt Flag Bit
CTFG
Description
0
Periodic interrupt output = “H”
1
Periodic interrupt output = “L”
The CTFG bit is set to 1 when the periodic interrupt signals are output from the /INTRA pin (“L”). The CTFG bit
accepts only the writing of 0 in the level mode, which disables (“H”) the /INTRA pin until it is enabled (“L”) again in
the next interrupt cycle. Conversely, setting the CTFG bit to 1 causes no event.
Description
(Default)
(6) CTFG
(Default)
(7) WAFG,DAFG Alarm_W Flag Bit and Alarm_D Flag Bit
WAFG,DAFG
0
Indicating a mismatch between current time and preset alarm time
1
Indicating a match between current time and preset alarm time
The WAFG and DAFG bits are valid only when the WALE and DALE have the setting of 1, which is caused
approximately 61
μ
s after any match between current time and preset alarm time specified by the Alarm_W
registers and the Alarm_D registers. The WAFG (DAFG) bit accepts only the writing of 0. /INTRB (/INTRC) pin
outputs off (“H”) when this bit is set to 0. And /INTRB (/INTRC) pin outputs “L” again at the next preset alarm
time. Conversely, setting the WAFG and DAFG bits to 1 causes no event. The WAFG and DAFG bits will have
the reading of 0 when the alarm interrupt circuit is disabled with the WALE and DALE bits set to 0. The settings
of the WAFG and DAFG bits are synchronized with the output of the /INTRB (/INTRC) pin as shown in the timing
chart below.
Approx. 61
μ
s
Description
(Default)
/INTRB(/INTRC) Pin
Writing of 0 to
WAFG(DAFG) bit
WAFG(DAFG) Bit
(Match between
current time and
preset alarm time)
Approx. 61
μ
s
Writing of 0 to
WAFG(DAFG) bit
(Match between
current time and
preset alarm time)
(Match between
current time and
preset alarm time)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RV5C387A-E2 | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5VE001A | CRYSTAL 20.0 MHZ 20PF |
| RV5VE001C-E1 | MULTI-POWER SUPPLY |
| RV5VE001C-E2 | MULTI-POWER SUPPLY |
| RV5VE001A-E1 | MULTI-POWER SUPPLY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RV5C387A_03 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC WITH VOLTAGE MONITORING FUNCTION |
| RV5C387AE2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
| RV5C387A-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5LAYSB102A | 制造商: 功能描述: 制造商:undefined 功能描述: |
| RV5LAYSB254A | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。