參數(shù)資料
型號(hào): RD28F6408W30B85
廠商: INTEL CORP
元件分類: 存儲(chǔ)器
英文描述: 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
中文描述: SPECIALTY MEMORY CIRCUIT, PBGA80
封裝: 14 X 8 MM, 0.80 MM PITCH, STACK, CSP-80
文件頁(yè)數(shù): 32/82頁(yè)
文件大?。?/td> 749K
代理商: RD28F6408W30B85
28F6408W30, 28F3204W30, 28F320W30, 28F640W30
26
Preliminary
EFP consists of four phases: setup, program, verify and exit. Refer to
Figure 32,
Enhanced
Factory Program Flowchart
on page 63
for a detailed graphical representation on how to
implement EFP.
5.3.1
EFP Requirements and Considerations
EFP requirements:
Ambient temperature: T
A
= 25
°
C ±5
°
C
V
CC
within specified operating range
V
PP
within specified V
PP2
range
Target block unlocked
EFP considerations:
Block cycling below 10 erase cycles
(1)
RWW not supported
(2)
EFP programs one block at a time
EFP cannot be suspended
(1)
Recommended for optimum performance. Some degradation in performance may occur if this limit is exceeded, but the
internal algorithm will continue to work properly.
(2)
Code or data cannot be read from another partition during EFP.
5.3.2
Setup Phase
After receiving the EFP Setup (30h) and Confirm (D0h) command sequence, device SR.7
transitions from a
1
to a
0
indicating that the WSM is busy with EFP algorithm startup. A delay
before checking SR.7 is required to allow the WSM time to perform all of its setups and checks
(V
PP
level and block lock status). If an error is detected, status register bits SR.4, SR.3 and/or SR.1
are set and EFP operation terminates.
5.3.3
Program Phase
After setup completion, the host programming system must check SR.0 to determine
data-stream
ready
status (SR.0=0). Each subsequent write after this is a program-data write to the flash array.
Each cell within the memory word to be programmed to
0
will receive one WSM pulse;
additional pulses, if required, occur in the verify phase. SR.0=1 indicates that the WSM is busy
applying the program pulse.
The host programmer must poll the device's status register for the
program done
state after each
data-stream write. SR.0=0 indicates that the appropriate cell(s) within the accessed memory
location have received their single WSM program pulse, and that the device is now ready for the
next word. Although the host may check full status for errors at any time, it is only necessary on a
block basis, after EFP exit.
Addresses must remain within the target block. Supplying an address outside the target block
immediately terminates the program phase; the WSM then enters the EFP verify phase.
相關(guān)PDF資料
PDF描述
RD28F6408W30T70 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
RD28F6408W30T85 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
RD30HUF1 30V N-Channel PowerTrench MOSFET
RD38F1020C0ZTL0 3 VOLT INTEL Advanced+BootBlock FlashMemory(C3)Stacked-ChipScalPackageFamilye
RD38F1010C0ZBL0 CAPACITOR, BESTCAP 33 MILLI FARAD 7V CAPACITOR, BESTCAP 33 MILLI FARAD 7V; CAPACITANCE:33MF; VOLTAGE RATING, DC:7V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:75(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RD28F6408W30T70 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
RD28F6408W30T85 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
RD28S-6/206708 功能描述:BLWR DUAL CENT 470X378MM 230VAC RoHS:是 類別:風(fēng)扇,熱管理 >> 風(fēng)扇 - AC 系列:RD28S 其它有關(guān)文件:Declaration of Conformity 標(biāo)準(zhǔn)包裝:1 系列:- 氣流:- 軸承類型:- 風(fēng)扇類型:- 特點(diǎn):- 雜訊:- 功率(瓦特):- RPM:- 尺寸/尺寸:- 靜態(tài)壓力:- 端子:- 電壓 - 額定:- 重量:- 額定電流:- 預(yù)期壽命:- 工作溫度:- 電壓范圍:- 其它名稱:Q5464961
RD28S-6206708 制造商:EBMPAPST 制造商全稱:ebm-papst 功能描述:CENTRIFUGAL BLOWER
RD2A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ultra-Fast-Recovery Rectifier Diodes