
ADVANCED INFORMATION
describes products that are not in full production at the time of printing. Specifications are based on design goals
and limited characterization. They may change without notice. Contact Fairchild Semiconductor for current information.
www.fairchildsemi.com
Features
Thirteen skew controlled CMOS clock outputs
(SDRAM0:12)
Drives three SDRAM DIMMs
¥
I
2
C interface
Clock Skew between any two outputs is less than 250 ps
1 to 5ns propagation delay
DC to 133MHz operation
Single 3.3V supply voltage
Low power CMOS design in a 28-pin, SOIC package
Description
The Fairchild RC7105 is a low-voltage, thirteen-output clock
buffer. The skew between any two outputs is less than 250 ps
and the buffers can be individually enabled or disabled by
programming via the I
2
C serial interface. Output buffer
impedance is approximately 15
which is ideal for driving
SDRAM DIMMs.
RC7105
Clock Buffer/Driver
Block Diagram
BUF_IN
SDRAM0
SDRAM1
SDRAM2
I2C
DEVICE
CONTROL
SDRAM3
SDRAM4
SDRAM5
SDRAM6
SDRAM7
SDRAM8
SDRAM9
SDRAM10
SDRAM11
SDRAM12
SDA
SCL
Rev. 0.5.1
I
2
C is a trademark of Philips Corporation.