- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄102828 > QLPXA262B1C300 (MARVELL SEMICONDUCTOR INC) 32-BIT, 300 MHz, RISC PROCESSOR, PBGA294 PDF資料下載
參數(shù)資料
| 型號(hào)： | QLPXA262B1C300 |
| 廠商： | MARVELL SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA294 |
| 封裝： | 13 X 13 MM, 1.4MM PITCH, PLASTIC, TPBGA-294 |
| 文件頁(yè)數(shù)： | 28/44頁(yè) |
| 文件大?。?/td> | 1302K |
| 代理商： | QLPXA262B1C300 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
Electrical Specifications
34
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
Figure 6. Sleep Mode Timing
Table 18. Sleep Mode Timing Specifications
Symbol
Description
Min
Typical
Max
Units
tA_GP[x}
Assert time of GPIO wake-up source
(x=[15:0])
91.6
—
s
tD_PWR_F
Delay from nRESET_OUT asserted to
PWR_EN de-asserted
61
—
91.6
s
tD_PWR_R
Delay between GP[x] asserted to
PWR_EN asserted
30.5
—
122.1
s
tDSM_VCC
Delay between PWR_EN asserted and
VCC stable
—
10
ms
tD_FAULT
Delay between PWR_EN asserted and
nVDD_FAULT de-asserted
—
10
ms
tDSM_OUT
Delay between PWR_EN asserted and
nRESET_OUT de-asserted, OPDE set
28.0
—
28.5
ms
tDSM_OUT_F
Delay between PWR_EN asserted and
nRESET_OUT de-asserted, FWAKE set
—
650
s
tDSM_OUT_O
Delay between PWR_EN asserted and
nRESET_OUT de-asserted, OPDE
clear
10.35
—
10.5
ms
tDSM_NCS0
Delay between nReset_Out de-asserted
and nCS0 asserted
180.84
—
332
ns
NOTE: For the parameter tDSM_VCC, VCC refers to the VCC supply internal to the processor. The internal
VCC regulator must be stable within the stated maximum for the processor to function correctly.
Factors such as external voltage regulator ramp time and bulk capacitance will affect the ramp time of
the internal regulator and must be taken into account when designing the system.
GP[x]
PWR_EN
VCC
nVDD_FAULT
nRESET_OUT
t
DSM_OUT
Note: nBATT_FAULT must be high or Cotulla will not exit Sleep Mode
t
A_GP[x]
t
D_PWR_R
t
D_PWR_F
t
D_F A UL T
t
DSM_VCC
Note: nBATT_FAULT must be high or the PXA255 processor
will not exit sleep mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q80C32XXX-42 | 8-BIT, 42 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154XXX-25D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DCXXX-25R | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DCXXX-25 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DTXXX-30D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QLQGT3T131TA | 制造商:Panasonic Industrial Company 功能描述:COIL |
| QLS08ZH-N | 制造商:Power-One 功能描述:QUARTER BRICK DCDC - Bulk |
| QLS08ZH-NT | 功能描述:DC/DC轉(zhuǎn)換器 RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
| QLS-1 | 制造商:LAUREL ELECTRONICS 功能描述:CURRENT LOOP SPLITTER RETRANSM 制造商:LAUREL ELECTRONICS 功能描述:CURRENT LOOP SPLITTER RETRANSMITTER; Accuracy: 0.02%; Input Type:Selectable Current; No. of Output Channels:4; Output Type:Selectable Current; Power Consumption:3.5W |
| QLS12ZG-NT | 功能描述:DC/DC轉(zhuǎn)換器 5V/12A OUT NEG-LOGIC QUARTER BRICK RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。