- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄102828 > QLPXA262B1C300 (MARVELL SEMICONDUCTOR INC) 32-BIT, 300 MHz, RISC PROCESSOR, PBGA294 PDF資料下載
參數(shù)資料
| 型號： | QLPXA262B1C300 |
| 廠商： | MARVELL SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA294 |
| 封裝： | 13 X 13 MM, 1.4MM PITCH, PLASTIC, TPBGA-294 |
| 文件頁數(shù)： | 10/44頁 |
| 文件大?。?/td> | 1302K |
| 代理商： | QLPXA262B1C300 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Package Information
18
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
Table 4. Pin Description Notes
Note
Description
[1]
GPIO reset operation: Configured as GPIO inputs by default after any reset. The input buffers for these pins are
disabled to prevent current drain and the pins are pulled high with 10K to 60K internal resistors. The input paths
must be enabled and the pullups turned off by clearing the read-disable-hold (RDH) bit described in
Section 3.5.7, “Power Manager Sleep Status Register (PSSR)” on page 3-27 in the Intel PXA255 Processor
Developers Manual. Even though sleep mode sets the RDH bit, the pull-up resistors are not re-enabled by sleep
mode.
[2]
Crystal oscillator pins: These pins connect the external crystals to the on-chip oscillators. Refer to Section 3.3.1,
“32.768 kHz Oscillator” on page 3-4 in the Intel PXA255 Processor Developers Manual and Section 3.3.2,
“3.6864 MHz Oscillator” on page 3-4 of the Intel PXA255 Processor Developers Manual for details on sleep-
mode operation.
[3]
GPIO sleep operation: The state of these pins is determined by the corresponding PGSRn during the transition
into sleep mode. See Section 3.5.9, “Power Manager GPIO Sleep State Registers (PGSR0, PGSR1, PGSR2)”
and Section 4.1.3.2, “GPIO Pin Direction Registers (GPDR0, GPDR1, GPDR2)” on page 4-8 in the Intel
PXA255 Processor Developers Manual. If selected as an input, this pin does not drive during sleep. If selected
as an output, the value contained in the sleep-state register is driven out onto the pin and held there while the
PXA255 processor is in sleep mode.
GPIOs configured as inputs after exiting sleep mode cannot be used until PSSR[RDH] is cleared.
[4]
Static memory control pins: During sleep mode, these pins can be programmed to either drive the value in the
sleep-state register or be placed in Hi-Z. To select the Hi-Z state, software must set the FS bit in the power-
manager general-configuration register. If PCFR[FS] is not set, then during the transition to sleep these pins
function as described in [3], above. For nWE, nOE, and nCS[0], if PCFR[FS] is not set, they are driven high by
the memory controller before entering sleep. If PCFR[FS] is set, these pins are placed in Hi-Z.
[5]
PCMCIA control pins: During sleep mode: can be programmed either to drive the value in the sleep-state
register or be placed in Hi-Z. To select the Hi-Z state, software must set PCFR[FP]. If it is not set, then during the
transition to sleep these pins function as described in [3], above.
[6]
During sleep, this supply may be driven low. This supply must never be high impedance.
[7]
Remains powered in sleep mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q80C32XXX-42 | 8-BIT, 42 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154XXX-25D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DCXXX-25R | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DCXXX-25 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DTXXX-30D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QLQGT3T131TA | 制造商:Panasonic Industrial Company 功能描述:COIL |
| QLS08ZH-N | 制造商:Power-One 功能描述:QUARTER BRICK DCDC - Bulk |
| QLS08ZH-NT | 功能描述:DC/DC轉(zhuǎn)換器 RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
| QLS-1 | 制造商:LAUREL ELECTRONICS 功能描述:CURRENT LOOP SPLITTER RETRANSM 制造商:LAUREL ELECTRONICS 功能描述:CURRENT LOOP SPLITTER RETRANSMITTER; Accuracy: 0.02%; Input Type:Selectable Current; No. of Output Channels:4; Output Type:Selectable Current; Power Consumption:3.5W |
| QLS12ZG-NT | 功能描述:DC/DC轉(zhuǎn)換器 5V/12A OUT NEG-LOGIC QUARTER BRICK RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。