- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄102828 > QLPXA262B1C300 (MARVELL SEMICONDUCTOR INC) 32-BIT, 300 MHz, RISC PROCESSOR, PBGA294 PDF資料下載
參數(shù)資料
| 型號： | QLPXA262B1C300 |
| 廠商： | MARVELL SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA294 |
| 封裝： | 13 X 13 MM, 1.4MM PITCH, PLASTIC, TPBGA-294 |
| 文件頁數(shù)： | 2/44頁 |
| 文件大小： | 1302K |
| 代理商： | QLPXA262B1C300 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Package Information
10
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
SDCKE[1]
OC
SDRAM and/or Synchronous Static Memory clock
enable. (output) Connect to the clock enable pins of
SDRAM. It is deasserted during sleep. SDCKE[1] is
always de-asserted upon reset. The memory controller
provides control register bits for de-assertion.
Driven low
SDCLK[0]
OC
Synchronous Static Memory clock. (output) Connect to
the clock (CLK) pins of SMROM. It is driven by either the
internal memory controller clock, or the internal memory
controller clock divided by 2. At reset, all clock pins are
free running at the divide-by-2 clock speed and may be
turned off via free-running control register bits in the
memory controller. The memory controller also provides
control register bits for clock division and deassertion of
each SDCLK pin. SDCLK[0] control register assertion bit
defaults to on if the boot-time static memory bank 0 is
configured for SMROM.
SDCLK[1]
OCZ
SDRAM Clocks (output) Connect SDCLK[1] and
SDCLK[2] to the clock pins of SDRAM in bank pairs 0/1
and 2/3, respectively. They are driven by either the
internal memory controller clock, or the internal memory
controller clock divided by 2. At reset, all clock pins are
free running at the divide-by-2 clock speed and may be
turned off via free-running control register bits in the
memory controller. The memory controller also provides
control register bits for clock division and de-assertion of
each SDCLK pin. SDCLK[2:1] control register assertion
bits are always de-asserted upon reset.
Driven Low
SDCLK[2]
OC
Driven Low
nCS[5]/
GPIO[33]
ICOCZ
Static chip selects. (output) Chip selects to static
memory devices such as ROM and Flash. Individually
programmable in the memory configuration registers.
nCS[5:0] can be used with variable latency I/O devices.
Pulled High -
Note[1]
Note [4]
nCS[4]/
GPIO[80]
ICOCZ
nCS[3]/
GPIO[79]
ICOCZ
nCS[2]/
GPIO[78]
ICOCZ
nCS[1]/
GPIO[15]
ICOCZ
nCS[0]
ICOCZ
Static chip select 0. (output) Chip select for the boot
memory. nCS[0] is a dedicated pin.
Driven High
Note [4]
RD/nWR
OCZ
Read/Write for static interface. (output) Signals that the
current transaction is a read or write.
Driven Low
Holds last state
RDY/
GPIO[18]
ICOCZ
Variable latency I/O ready pin. (input) Notifies the
memory controller when an external bus device is ready
to transfer data.
Pulled High -
Note[1]
Note [3]
L_DD[8]/
GPIO[66]
ICOCZ
LCD display data. (output) Transfers pixel information
from the LCD controller to the external LCD panel.
Memory controller alternate bus master request.
(input) Allows an external device to request the system
bus from the memory controller.
Pulled High -
Note[1]
Note [3]
Table 3. Pin and Signal Descriptions for the PXA255 Processor (Sheet 2 of 9)
Pin Name
Type
Signal Descriptions
Reset State
Sleep State
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q80C32XXX-42 | 8-BIT, 42 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154XXX-25D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DCXXX-25R | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DCXXX-25 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| Q83C154DTXXX-30D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QLQGT3T131TA | 制造商:Panasonic Industrial Company 功能描述:COIL |
| QLS08ZH-N | 制造商:Power-One 功能描述:QUARTER BRICK DCDC - Bulk |
| QLS08ZH-NT | 功能描述:DC/DC轉(zhuǎn)換器 RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
| QLS-1 | 制造商:LAUREL ELECTRONICS 功能描述:CURRENT LOOP SPLITTER RETRANSM 制造商:LAUREL ELECTRONICS 功能描述:CURRENT LOOP SPLITTER RETRANSMITTER; Accuracy: 0.02%; Input Type:Selectable Current; No. of Output Channels:4; Output Type:Selectable Current; Power Consumption:3.5W |
| QLS12ZG-NT | 功能描述:DC/DC轉(zhuǎn)換器 5V/12A OUT NEG-LOGIC QUARTER BRICK RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。