- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361294 > QL82SD-PQ208 (Electronic Theatre Controls, Inc.) 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps PDF資料下載
參數(shù)資料
| 型號： | QL82SD-PQ208 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| 中文描述： | 10高速總線LVDS串行鏈路的帶寬高達5Gbps的 |
| 文件頁數(shù)： | 31/60頁 |
| 文件大?。?/td> | 3838K |
| 代理商： | QL82SD-PQ208 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2002 QuickLogic Corporation
QL82SD Device Data Sheet Rev C
Preliminary
31
www.quicklogic.com
LVDS SERDES Data Channel Configuration
A representation of the SERDES data channel is shown in
Figure 43
. The device consists of
eight identical data channels.
Figure 43: SERDES Channel 0
Each SERDES data channel can be operated independently. The data channels are
transceivers, so they can either send or receive data on the serial LVDS wire pair. The
direction of transfer is selected with the ChX_oe pin. If this pin is high, the channel is in
transmit mode, if this pin is low, the channel is in receive mode.
The data channel can be configured to deal with different parallel data widths and clocking
mechanisms,
Table 29
shows the settings for the ChX_mode[3:0] pins and the modes that
they refer to.
For the Channel Clock A/B modes, see
“
LVDS SERDES Channel Clock Configuration
”
on
page 32
for more details. If the data channel is not needed, then it can be powered down (to
reduce overall device power) by tying the ChX_en signal low. This signal must be held high
for normal operation.
For a detailed description of how to use the various modes of the data channel to transmit
and receive data, see
“
LVDS SERDES Transmit and Receive Operation
”
on page 33
.
Table 29: ChX_mode[3:0]
ChX_mode[3]
Description
bit [3]
Low Frequency (1), High Frequency (0)
Determines high or low frequency lock range for internal SERDES PLL.
When this bit is set to
‘
1
’
, the low frequency range is selected.
When this bit is set to
‘
0
’
, the high frequency range is selected.
bit [2]
In 10:1 mode, this bit must be set to
‘
0
’
.
In channel clock mode, the pin setting does not matter.
bit [1]
Embedded clock mode (0), channel-clock (1)
bit [0]
CLKA (1), CLKB (0) channel clock select
Ch0_rst
Ch0_oe
Ch0_lock
Ch0_en
Ch0_pre_emp
Ch0_sync
Ch0_mode[3:0]
Ch0_txclk
Ch0_rxclk
Ch0_txd[9:0]
Ch0_rxd[9:0]
pad_Ch0-p
pad_Ch0_n
SERDES
Channel 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL82SD-PS484 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PT280 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
| QL81SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
| QL84SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL82SD-PS484 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PT280 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL8325 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8325-8PS484C-5192 | 制造商:QuickLogic Corporation 功能描述: |
| QL8325-8PS484C-5995 | 制造商:QuickLogic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。