- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361238 > Q67101-H5173-A701 (SIEMENS AG) DDC-PLUS-Deflection Controller PDF資料下載
參數(shù)資料
| 型號： | Q67101-H5173-A701 |
| 廠商： | SIEMENS AG |
| 英文描述： | DDC-PLUS-Deflection Controller |
| 中文描述： | DDC的加偏轉(zhuǎn)控制器 |
| 文件頁數(shù)： | 13/39頁 |
| 文件大?。?/td> | 199K |
| 代理商： | Q67101-H5173-A701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
SDA 9362
Semiconductor Group
13
1998-02-01
2.3
The circuit is only completely reset at power-on/off (
timing diagram refer 5.3
). If the pin
RESN has L-level or during standby operation some parts of the circuit are not affected
(
timing diagram refer 5.4
):
Reset Modes
Note:
Power-On-Reset state is deactivated after ca. 32 cycles of the X1/X2 oscillator
clock. RESN = Low and standby state are deactivated after ca. 42 cycles of the
CLL clock.
2.4
Frequency Ranges
The allowed deviation of all input line frequencies is max. ±4.5 %.
n
L
:
Number of lines per frame
I:
Interlaced
NI:
Non interlaced
1)
Inactive if HPROT < V2 (typ. 2.4 V)
2)
Can only be read after Power-On-Reset is finished
Power-On-Reset
External Reset
(pin RESN=0)
Active
Active
Active
1)
Ready
Standby Mode
(
I
2
C-Bit STDBY=1)
Active
Active
Active
1)
Ready
HD output
H-protection
V-protection
Ι
2
C Interface (SDA,
SCL)
Ι
2
C Register
01
H
..1B
H
Ι
2
C Register
00
H
, 48
H
Status bit PONRES
V
REFP
V
REFH
,
V
REFL
CPU
High
Inactive
Inactive
Tristate
Set to default values Set to default values Set to default values
Set to default values Not affected
Not affected
Set to 1
2)
Not affected
Not affected
Inactive
Set to 1
Not affected
Not affected
Inactive
Not affected
Not affected
Inactive
Inactive
H
31.25 kHz
V
50 Hz
100 Hz
60 Hz
120 Hz
n
L
625 NI / 1250I
625 I
525 NI / 1050 I
525 I
31.5 kHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67101-H6788 | ICs for Communications |
| Q67101-H6789 | ICs for Communications |
| Q67101-H6790 | ICs for Communications |
| Q67101-H6791 | ICs for Communications |
| Q67101-H5190 | SRC-Scan Rate Converter SDA9255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67101-H5185-A704 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ADC with Built in Antialiasing filter and Clock generation UnitS |
| Q67101-H5190 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255 |
| Q67101-H5193 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Picture Processor |
| Q67101-H6773 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder |
| Q67101-H6788 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。