- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361238 > Q67101-H5173-A701 (SIEMENS AG) DDC-PLUS-Deflection Controller PDF資料下載
參數(shù)資料
| 型號： | Q67101-H5173-A701 |
| 廠商： | SIEMENS AG |
| 英文描述： | DDC-PLUS-Deflection Controller |
| 中文描述： | DDC的加偏轉(zhuǎn)控制器 |
| 文件頁數(shù)： | 10/39頁 |
| 文件大?。?/td> | 199K |
| 代理商： | Q67101-H5173-A701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
SDA 9362
Semiconductor Group
10
1998-02-01
2
System Description
2.1
The main input signals are HSYNC with doubled horizontal frequency, VSYNC with
vertical frequencies of 50/100 Hz or 60/120 Hz and the line locked clock CLL.
The output signals control the horizontal as well as the vertical deflection stages and the
East-West raster correction circuit.
The H-output signal HD compensates the delays of the line output stage and its phase
can be modulated vertical frequent to remove horizontal distortions of vertical raster lines
(V-Bow, V-Angle). Time reference is the middle of the front and back edge of the line
flyback pulse. A positive HD pulse switches off the line output transistor. Maximal H-shift
is 2.25
μ
s.
Picture tubes with 4:3 or 16:9 aspect ratio can be used by adapting the raster to the
aspect ratio of the source signal.
The V-output sawtooth signals VD- and VD+ controls a DC coupled output stage and can
be disabled. Suitable blanking signals are delivered by the IC.
The East-West output signal E/W is a vertical frequent parabola of 4th order, enabling
an additional corner correction, separately for the upper and lower part.
Two
Ι
2
C Bus controlled digital outputs are available for general purpose.
The picture width and picture height compensation (PW/PH Comp) processes the beam
current dependent input signal IBEAM with effect to the outputs E/W and VD to keep
width and height constant and independent of brightness.
The alignment parameter Horizontal Shift Compensation enables to adjust the influence
of the input signal IBEAM on the horizontal phase.
The selectable start up circuit controls the energy supply of the H-output stage during the
receiver's run up time by smooth decreasing the line output transistors switching
frequency down to the normal operating value (softstart). HD starts with about 55 kHz
and converges within 85 ms to its final value. The high time is kept constant. The normal
operating pulse ratio H/L is 45/55. A watch dog function limits the period of the HD output
signal independent of the clock CLL to max 35.2
μ
s.
The protection circuit watches an EHT reference and the sawtooth of the vertical output
stage. H-output stage is switched off if the EHT succeeds a defined threshold or if the
V-deflection fails (
refer to page 36
). The function of this circuit is based on the internal
quartz oscillator and therefore independent of the input clock CLL.
Functional Description
HPROT:
Input
V
i
< V2
V
i
> V1
V2
≤
V
i
< V1
Continues blanking
HD disabled
Operating range
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67101-H6788 | ICs for Communications |
| Q67101-H6789 | ICs for Communications |
| Q67101-H6790 | ICs for Communications |
| Q67101-H6791 | ICs for Communications |
| Q67101-H5190 | SRC-Scan Rate Converter SDA9255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67101-H5185-A704 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ADC with Built in Antialiasing filter and Clock generation UnitS |
| Q67101-H5190 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255 |
| Q67101-H5193 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Picture Processor |
| Q67101-H6773 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder |
| Q67101-H6788 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。