- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368020 > PI7C7100CNA (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7100CNA |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁(yè)數(shù)： | 38/132頁(yè) |
| 文件大?。?/td> | 2559K |
| 代理商： | PI7C7100CNA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
30
09/18/00 Rev 1.1
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
CAUTION
If any configuration state affecting memory transaction forwarding is changed by a configuration write
operation on the primary bus at the same time that memory transactions are ongoing on the secondary bus,
response to the secondary bus memory transactions s not predictable. Configure the memory-mapped /
O base and imit address registers, prefetchable memory base and imit address registers, and VGA mode
bit before setting the memory enable and master enable bits, and change them subsequently only when
the primary and secondary PCI buses are idle.
5.3.1 Memory-Mapped I/O Base and Limit Address Registers
Memory-mapped I/O is also referred to as non-prefetchable memory. Memory addresses that cannot automatically be pre-
fetched but that can be conditionally pre-fetched based on command type should be mapped into this space. Read
transactions to non-prefetchable space may exhibit side effects; this space may have non-memory-like behavior.
PI7C7100 pre-fetches in this space only if the memory read line or memory read multiple commands are used;
transactions using the memory read command are limited to a single data transfer.
The memory-mapped I/O base address and memory-mapped I/O limit address registers define an address range that
PI7C7100 uses to determine when to forward memory commands. PI7C7100 forwards a memory transaction from the
primary to the secondary interface if the transaction address falls within the memory-mapped I/O address range. PI7C7100
ignores memory transactions initiated on the secondary interface that fall into this address range. Any transactions that
fall outside this address range are ignored on the primary interface and are forwarded upstream from the secondary
interface (provided that they do not fall into the prefetchable memory range or are not forwarded downstream by the VGA
mechanism).
The memory-mapped I/O range supports 32-bit addressing only. The PCI-to-PCI Bridge Architecture Specification does
not provide for 64-bit addressing in the memory-mapped I/O space. The memory-mapped I/O address range has a
granularity and alignment of 1MB. The maximum memory-mapped I/O address range is 4GB.
The memory-mapped I/O address range is defined by a 16-bit memory-mapped I/O base address register at configuration
offset 20h and by a 16-bit memory-mapped I/O limit address register at offset 22h. The top 12 bits of each of these registers
correspond to bits [31:20] of the memory address. The low 4 bits are hardwired to 0. The lowest 20 bits of the memory-
mapped I/O base address are assumed to be 0 0000h, which results in a natural alignment to a 1MB boundary. The lowest
20 bits of the memory-mapped I/O limit address are assumed to be F FFFFh, which results in an alignment to the top of
a 1MB block.
Note:
The initial state of the memory-mapped I/O base address register is 0000 0000h. The initial state of the memory-
mapped I/O limit address register is 000F FFFFh. Note that the initial states of these registers define a memory-mapped
I/O range at the bottom 1MB block of memory. Write these registers with their appropriate values before setting either the
memory enable bit or the master enable bit in the command register in configuration space.
To turn off the memory-mapped I/O address range, write the memory-mapped I/O base address register with a value greater
than that of the memory-mapped I/O limit address register.
5.3.2 Prefetchable Memory Base and Limit Address Registers
Locations accessed in the prefetchable memory address range must have true memory-like behavior and must not exhibit
side effects when read. This means that extra reads to a prefetchable memory location must have no side effects.
PI7C7100 pre-fetches for all types of memory read commands in this address space.
The prefetchable memory base address and prefetchable memory limit address registers define an address range that
PI7C7100 uses to determine when to forward memory commands. PI7C7100 forwards a memory transaction from the
primary to the secondary interface if the transaction address falls within the prefetchable memory address range.
PI7C7100 ignores memory transactions initiated on the secondary interface that fall into this address range. PI7C7100
does not respond to any transactions that fall outside this address range on the primary interface and forwards those
transactions upstream from the secondary interface (provided that they do not fall into the memory-mapped I/O range or
are not forwarded by the VGA mechanism).
The prefetchable memory range supports 64-bit addressing and provides additional registers to define the upper 32 bits
of the memory address range, the prefetchable memory base address upper 32 bits register, and the prefetchable memory
limit address upper 32 bits register. For address comparison, a single address cycle (32-bit address) prefetchable memory
transaction is treated like a 64-bit address transaction where the upper 32 bits of the address are equal to 0. This upper
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8148B | 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300 | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開(kāi)發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
| PI7C7300ANAE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。