- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368020 > PI7C7100CNA (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7100CNA |
| 廠(chǎng)商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁(yè)數(shù)： | 113/132頁(yè) |
| 文件大?。?/td> | 2559K |
| 代理商： | PI7C7100CNA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)當(dāng)前第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
Appendix B
PI7C7100
3-Port PCI Bridge
B-5
04/18/00
ADVANCE INFORMATION
Frequently Asked Questions
1.
What is the function of SCAN_EN
SCAN_EN is for a full scan test or S_CLKIN select. During SCAN mode, SCAN_EN will be driven to logic “0”
or “l(fā)ogic “1” depending on functionality. During normal mode, if SCAN_EN is connected to logic “0” (JP7 in
the 1-2 position), S_CLKIN will be used for PLL test only when PL_TM is active. If SCAN_EN is connected to
logic “1” (JP7 in the 2-3 position), S_CLKIN will be the clock input for the secondary buses. All secondary
clock outputs, S_CLKOUT [15:0], are still derived from P_CLK with 0-10ns delay. The S_CLKOUT [15:0]
should be disabled by programming the bits [15:0] in both configuration registers 1 and 2 at offset 68h.
What is the function of SCAN_TM#
SCAN_TM# is for full scan test and power on reset for the PLL. SCAN_TM# should be connected to logic “1” or
to an RC path (R1 and C13) during normal operation.
How do you use the external arbiter
a)
Disable the on chip arbiter by connecting S_CFN to logic “1” (JP4 in the 2-3 position).
b)
Use S1_REQ0# as GRANT and S1_GNT0# as REQUEST on the S1 bus.
c)
Use S2_REQ0# as GRANT and S2_GNT0# as REQUEST on the S2 bus.
What is the purpose of having JP1, JP2, and JP3
JP1, JP2, and JP3 are designed for easy access to the primary bus signals. You may connect any of these pins
to an oscilloscope or a logic analyzer for observation. No connection is required for normal operation. The
following table indicates which bus signals correspond to which pins.
2.
3.
4.
5.
What is the purpose for having U17, U19, and U20
U17, U19, and U20 are designed for easy access to the digital ground planes for observation.
How is the evaluation board constructed
The evaluation board is a six-layer PCB. The top and bottom layers (1 and 6) are for signals, power, and ground
routing. Layer 2 and layer 5 are ground planes. Layer 3 is a digital 3.3V power plane. Layer 4 is a digital 5V
power plane with an island of analog 3.3V power.
What is the function of S_CLKIN
The S_CLKIN pin is a test pin for the on chip PLL when PLL_TM is set to logic “1”. During normal operation, if
PLL_TM is set to logic “0”, SCAN_TM# is set to logic “1”, and SCAN_EN is set to logic “1”, then S_CLKIN will
be the clock input for both the secondary buses. However, the S_CLKOUT [15:0] are still derived by program-
ming bits [15:0] in both configuration registers 1 and 2 at offset 68h.
What clock frequency combinations does the PI7C7100 support
Primary Bus
Secondary (1 and 2) Buses
33MHz
33MHz
How are the JTAG signals being connected
The JTAG signals consist of TRST#, TCK, TMS, TDI, and TDO. All the mentioned signals have weak internal
pull-up connections. Therefore, no connection is needed if you want the JTAG circuit to be disabled. If you want
to activate the JTAG circuit, you need to connect all five signals according to the JTAG specification (IEEE
1149).
6.
7.
8.
9.
1
2
3
4
5
6
7
8
9
0
1
1
1
2
1
3
1
4
1
5
1
6
1
2
P
J
Q
E
R
9
2
D
A
6
2
D
A
3
E
B
C
1
2
D
A
8
1
D
A
2
E
B
C
Y
D
R
I
K
C
O
L
R
A
P
4
1
D
A
1
1
D
A
0
E
B
C
6
D
A
5
D
A
0
D
A
3
P
J
1
3
D
A
8
2
D
A
5
2
D
A
3
2
D
A
0
2
D
A
7
1
D
A
E
M
A
R
F
L
E
S
V
D
R
R
E
P
1
E
B
C
3
1
D
A
0
1
D
A
8
D
A
4
D
A
2
D
A
D
N
G
1
P
J
T
N
G
0
3
D
A
7
2
D
A
4
2
D
A
2
2
D
A
9
1
D
A
6
1
D
A
Y
D
R
I
P
O
T
S
R
R
E
S
5
1
D
A
2
1
D
A
9
D
A
7
D
A
3
D
A
1
D
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8148B | 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300 | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開(kāi)發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
| PI7C7300ANAE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。