- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382391 > PHD21N06LT (NXP SEMICONDUCTORS) N-channel TrenchMOS transistor Logic level FET PDF資料下載
參數(shù)資料
| 型號： | PHD21N06LT |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | JFETs |
| 英文描述： | N-channel TrenchMOS transistor Logic level FET |
| 中文描述： | 19 A, 55 V, 0.075 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | PLASTIC, DPAK-3 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大小： | 112K |
| 代理商： | PHD21N06LT |
Philips Semiconductors
Product specification
N-channel TrenchMOS
transistor
Logic level FET
PHP21N06LT, PHB21N06LT
PHD21N06LT
FEATURES
SYMBOL
QUICK REFERENCE DATA
V
DSS
= 55 V
’Trench’
technology
Low on-state resistance
Fast switching
Logic level compatible
I
D
= 19 A
R
DS(ON)
≤
75 m
(V
GS
= 5 V)
R
DS(ON)
≤
70 m
(V
GS
= 10 V)
GENERAL DESCRIPTION
N-channelenhancement mode,logic level, field-effectpower transistor in aplastic envelopeusing ’
trench
’technology.
Applications:-
d.c. to d.c. converters
switched mode power supplies
The PHP21N06LT is supplied in the SOT78 (TO220AB) conventional leaded package.
The PHB21N06LT is supplied in the SOT404 (D
2
PAK) surface mounting package.
The PHD21N06LT is supplied in the SOT428 (DPAK) surface mounting package.
PINNING
SOT78 (TO220AB)
SOT404 (D
2
PAK)
SOT428 (DPAK)
PIN
DESCRIPTION
1
gate
2
drain
1
3
source
tab
drain
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
V
DSS
Drain-source voltage
V
DGR
Drain-gate voltage
V
GS
Gate-source voltage
V
GSM
Pulsed gate-source voltage
I
D
Continuous drain current
CONDITIONS
T
j
= 25 C to 175C
T
j
= 25 C to 175C; R
GS
= 20 k
MIN.
-
-
-
-
-
-
-
-
- 55
MAX.
55
55
±
15
±
20
19
13
76
56
175
UNIT
V
V
V
V
A
A
A
W
C
T
j
≤
150C
T
mb
= 25 C
T
mb
= 100 C
T
mb
= 25 C
T
mb
= 25 C
I
DM
P
D
T
j
, T
stg
Pulsed drain current
Total power dissipation
Operating junction and
storage temperature
d
g
s
1 2 3
tab
1
3
tab
2
1
2
3
tab
1
It is not possible to make connection to pin:2 of the SOT404 or SOT428 packages.
August 1999
1
Rev 1.500
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PHD22NQ20T | N-channel TrenchMOS?? standard level FET |
| PHD22NQ20T-01 | N-channel TrenchMOS?? standard level FET |
| PHD24N03 | TrenchMOS transistor Logic level FET |
| PHD3055E | PowerMOS transistor |
| PHD3055L | PowerMOS transistor Logic level FET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PHD21N06LT /T3 | 功能描述:兩極晶體管 - BJT TRENCH-55 RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| PHD21N06LT,118 | 功能描述:兩極晶體管 - BJT TRENCH-55 RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| PHD22NQ20T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:N-channel TrenchMOS?? standard level FET |
| PHD22NQ20T /T3 | 功能描述:兩極晶體管 - BJT RAIL PWR-MOS RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| PHD22NQ20T,118 | 功能描述:MOSFET RAIL PWR-MOS RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。