參數(shù)資料
型號： PCM1740
英文描述： CONN,CPRSN,2-WAY
中文描述： 立體聲音頻數(shù)模轉(zhuǎn)換器與石英振蕩器和PLL
文件頁數(shù)： 11/20頁
文件大小： 359K
代理商： PCM1740
11
PCM1740
Loss of Synchronization
Ideally, LRCK and BCK will be derived from the SCKO
output, ensuring synchronous operation. For other cases, the
PCM1740 includes circuitry to detect loss of synchroniza-
tion between the LRCK and the system clock, SCKO. A loss
of synchronization condition is detected when the phase
relationship between SCKO and LRCK exceeds
±
6 BCK
cycles during one sample period, or 1/f
S
. If a loss of
synchronization condition is detected, the DAC operation
will halt within one sample period and the analog outputs
will be forced to V
CC
/2 until re-synchronization between
LRCK and SCKO is completed. Figure 11 shows the state of
the analog outputs given a loss of synchronization event.
During the undefined states, as well as transitions between
normal and undefined states, the analog outputs may gener-
ate audible noise.
USER PROGRAMMABLE FUNCTIONS
The PCM1740 includes a number of programmable func-
tions, which are configured using five control registers.
These registers are accessed using the I
2
C-Bus interface.
This section describes the control registers, while the
I
2
C-Bus interface is described in a later section. Table II lists
the available functions and their corresponding reset default
condition.
Register Map
The control register map is shown in Table III. Sub-address
bits B8 through B10 are used to specify the register that is
being written. All reserved bits, shown as “res”, must be set
to ‘0’.
Register Descriptions
The following pages provide detailed descriptions of the five
control registers and their associated functions. All reserved
bits, shown as “res”, must be set to ‘0’.
FIGURE 10. Audio Interface Timing.
FIGURE 11. Loss of Synchronization and Analog Output State.
REGISTER
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 0
res
res
res
res
res
A2
A1
A0
AL7
AL6
AL5
AL4
AL3
AL2
AL1
AL0
Register 1
res
res
res
res
res
A2
A1
A0
AR7
AR6
AR5
AR4
AR3
AR2
AR1
AR0
Register 2
res
res
res
res
res
A2
A1
A0
PL3
PL2
PL1
PL0
IW1
IW0
DEM
MUT
Register 3
res
res
res
res
res
A2
A1
A0
SF1
SF0
DSR1
DSR0
SYS
ATC
LRP
IIS
Register 4
res
res
res
res
res
A2
A1
A0
res
res
res
res
res
OPE
IZD
LD
SUB ADDRESS BYTE
DATA BYTE
TABLE III. Control Register Map.
FUNCTION
MODE BY DEFAULT
Audio Data Format Select:
Standard Format/I
2
S Format
Standard Format
Audio Data Word Select:
16-Bit/20-Bit/24-Bit
16-Bit
Polarity of LR-clock Selection
Left/Right = HIGH/LOW
De-emphasis Control:
OFF, 32kHz, 44.1kHz, 48kHz
OFF
Soft Mute Control
OFF
Attenuation Data for Left-channel
0dB
Attenuation Data for Right-channel
0dB
Attenuation Data Mode Control
Left-channel, Right-channel Individually
Analog Output Mode Select
Stereo Mode
Infinity Zero Detect Mute Control
OFF
DACs Operation Control
ON
System Clock Select: 256f
S
/384f
S
Sampling Frequency Select:
32kHz Group, 44.1kHz Group, 48kHz Group
384f
S
44.1kHz Group
Sampling Frequency Multiplier:
Normal/Double/Half
Normal, x1
TABLE II. User-Programmable Functions.
Normal
Normal
Synchronous
Asynchronous
within
1/f
S
Synchronous
Undefined Data
Undefined
Data
V
(= 0.5 V
CC
)
22.2/f
S
State of
Synchronization
V
OUT
LRCKIN
BCKIN
DIN
1.4V
1.4V
1.4V
t
BCH
t
BCL
t
LB
t
BL
t
DS
BCKIN Pulse Cycle Time
BCKIN Pulse Width High
BCKIN Pulse Width Low
BCKIN Rising Edge to LRCIN Edge
LRCIN Edge to BCKIN Rising Edge
DIN Set-up Time
DIN Hold Time
: t
BCY
: t
BCH
: t
BCL
: t
BL
: t
LB
: t
DS
: t
DH
: 100ns (min)
: 50ns (min)
: 50ns (min)
: 30ns (min)
: 30ns (min)
: 30ns (min)
: 30ns (min)
t
DH
t
BCY
相關(guān)PDF資料
PDF描述
PCM1740E Stereo Audio DIGITAL-TO-ANALOG CONVERTER with VCXO and PLL
PCM1741 %2B3.3V Single-Supply, 24-Bit, 96kHz Sampling Enhanced Multilevel, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER
PCM1741E +3.3V Single-Supply, 24-Bit, 96kHz Sampling Enhanced Multilevel, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER
PCM1742 24-Bit, 192kHz Sampling Enhanced Multilevel, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER
PCM1742E 24-Bit, 192kHz Sampling Enhanced Multilevel, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM1740E 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo DAC w/Prog PLL&VCXO RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
PCM1740E/2K 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo DAC w/Prog PLL&VCXO RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
PCM1740E/2KG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo DAC w/Prog PLL&VCXO RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
PCM1740E-1/2K 制造商:Texas Instruments 功能描述:
PCM1740EG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo DAC w/Prog PLL&VCXO RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*