- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄12010 > P89CV51RD2FA,512 (NXP Semiconductors)IC 80C51 MCU FLASH 64K 44-PLCC PDF資料下載
參數(shù)資料
| 型號： | P89CV51RD2FA,512 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 52/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 80C51 MCU FLASH 64K 44-PLCC |
| 產(chǎn)品培訓模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 標準包裝： | 26 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | EBI/EMI，SPI，UART/USART |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器容量： | 64KB（64K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 706 (CN2011-ZH PDF) |
| 其它名稱： | 568-4256-5 935283268512 P89CV51RD2FA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
P89CV51RB2_RC2_RD2_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 25 August 2009
56 of 76
NXP Semiconductors
P89CV51RB2/RC2/RD2
80C51 with 1 kB RAM, SPI
6.12 Power-saving modes
The device provides two power-saving modes of operation for applications where power
consumption is critical. The two modes are Idle and Power-down; see Table 48.
6.12.1 Idle mode
Idle mode is entered by setting the IDL bit in the PCON register. In Idle mode, the program
counter is stopped. The system clock continues to run and all interrupts and peripherals
remain active. The on-chip RAM and the special function registers hold their data during
this mode.
The device exits Idle mode through either a system interrupt or a hardware reset. When
exiting Idle mode via system interrupt, the start of the interrupt clears the IDL bit and exits
Idle mode. After exiting the Interrupt Service Routine (ISR), the interrupted program
resumes execution at the instruction immediately following the instruction which invoked
the Idle mode. A hardware reset starts the device similar to a power-on reset.
6.12.2 Power-down mode
The Power-down mode is entered by setting the PD bit in the PCON register. In the
Power-down mode, the clock is stopped and external interrupts are active for
level-sensitive interrupts only. SRAM contents are retained during power-down, the
minimum VDD level is 4.5 V.
The device exits Power-down mode through either an enabled external level-sensitive
interrupt or a hardware reset. The start of the interrupt clears the PD bit and exits
power-down. Holding an external interrupt pin LOW restarts the oscillator, the signal must
hold LOW at least 1024 clock cycles before bringing back HIGH to complete the exit.
When the interrupt signal is restored to logic VIH, the interrupt service routine program
execution resumes at the instruction immediately following the instruction which invoked
Power-down mode. A hardware reset starts the device similar to a power-on reset.
To exit properly out of power-down, the reset or external interrupt should not be executed
before the VDD line is restored to its normal operating voltage. Be sure to hold VDD voltage
long enough at its normal operating level for the oscillator to restart and stabilize (normally
less than 10 ms).
Table 48.
Power-saving modes
Mode
Initiated by
State of MCU
Exited by
Idle
Software (Set IDL bit
in PCON)
MOV PCON, #01H
CLK is running. Interrupts, serial
port and timers/counters are
active. Program counter is
stopped. ALE and PSEN signals
at a HIGH-state during Idle. All
registers remain unchanged.
Enabled interrupt or hardware reset. Start of
interrupt clears IDL bit and exits Idle mode, after
the ISR RETI instruction, program resumes
execution beginning at the instruction following the
one that invoked Idle mode. A hardware reset
restarts the device similar to a power-on reset.
Power-down
Software (Set PD bit
in PCON)
MOV PCON, #02H
CLK is stopped. On-chip SRAM
and SFR data is maintained.
ALE and PSEN signals at a
LOW-state during power-down.
External interrupts are only
active for level-sensitive
interrupts, if enabled.
Enabled external level-sensitive interrupt or
hardware reset. Start of interrupt clears PD bit and
exits Power-down mode, after the ISR RETI
instruction program resumes execution beginning
at the instruction following the one that invoked
Power-down mode. A hardware reset restarts the
device similar to a power-on reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P89CV51RC2FBC,557 | IC 80C51 MCU FLASH 32K 44-TQFP |
| P89CV51RB2FBC,557 | IC 80C51 MCU FLASH 16K 44-TQFP |
| VJ2225Y103KBLAT4X | CAP CER 10000PF 630V X7R 2225 |
| P89CV51RB2FA,512 | IC 80C51 MCU FLASH 16K 44-PLCC |
| P89V52X2FBD,157 | IC 80C51 MCU FLASH 8K 44-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P89CV51RD2FBC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals |
| P89CV51RD2FBC,557 | 功能描述:8位微控制器 -MCU 80C51 64K FL / 1K R RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P89LPC901 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM |
| P89LPC901FD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM |
| P89LPC901FD,112 | 功能描述:8位微控制器 -MCU 80C51 1K FL 128B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。