參數(shù)資料
型號: P89CV51RD2FA,512
廠商: NXP Semiconductors
文件頁數(shù): 38/76頁
文件大小: 0K
描述: IC 80C51 MCU FLASH 64K 44-PLCC
產(chǎn)品培訓(xùn)模塊: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
標(biāo)準(zhǔn)包裝: 26
系列: 89C
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: EBI/EMI,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 64KB(64K x 8)
程序存儲器類型: 閃存
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-LCC(J 形引線)
包裝: 管件
產(chǎn)品目錄頁面: 706 (CN2011-ZH PDF)
其它名稱: 568-4256-5
935283268512
P89CV51RD2FA
P89CV51RB2_RC2_RD2_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 25 August 2009
43 of 76
NXP Semiconductors
P89CV51RB2/RC2/RD2
80C51 with 1 kB RAM, SPI
6.8 Watchdog timer
The WDT is intended as a recovery method in situations where the CPU may be
subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog
Timer Reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, the user
must write 01EH and 0E1H, in sequence, to the WDTRST SFR. When the WDT is
enabled, it will increment every machine cycle while the oscillator is running. There is no
Table 30.
SPSR - SPI Status Register (address AAH) bit allocation
Reset source(s): any reset; reset value: 0000 0000B.
Bit
7
6
5
4
3
2
1
0
Symbol
SPIF
WCOL
-
Table 31.
SPSR - SPI Status Register (address AAH) bit description
Bit
Symbol
Description
7
SPIF
SPI interrupt ag. Upon completion of data transfer, this bit is set to 1.
If SPIE = 1 and ES = 1, an interrupt is then generated. This bit is
cleared by software.
6
WCOL
Write Collision ag. Set if the SPI data register is written to during data
transfer. This bit is cleared by software.
5 to 0
-
Reserved for future use. Should be set to 0 by user programs.
Fig 17. SPI transfer format with CPHA = 0
Fig 18. SPI transfer format with CPHA = 1
002aaa529
SCK cycle #
(for reference)
SCK (CPOL = 0)
SCK (CPOL = 1)
MOSI
(from master)
MISO
(from slave)
SS (to slave)
12
3
4
5
6
7
8
MSB
6543
2
1
LSB
MSB
6543
2
1
LSB
002aaa530
MSB
SCK cycle #
(for reference)
SCK (CPOL = 0)
SCK (CPOL = 1)
MOSI
(from master)
MISO
(from slave)
SS (to slave)
6
12
3
4
5
6
7
8
5
MSB
6543
2
1
LSB
4
3
2
1
LSB
相關(guān)PDF資料
PDF描述
P89CV51RC2FBC,557 IC 80C51 MCU FLASH 32K 44-TQFP
P89CV51RB2FBC,557 IC 80C51 MCU FLASH 16K 44-TQFP
VJ2225Y103KBLAT4X CAP CER 10000PF 630V X7R 2225
P89CV51RB2FA,512 IC 80C51 MCU FLASH 16K 44-PLCC
P89V52X2FBD,157 IC 80C51 MCU FLASH 8K 44-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89CV51RD2FBC 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals
P89CV51RD2FBC,557 功能描述:8位微控制器 -MCU 80C51 64K FL / 1K R RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P89LPC901 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC901FD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC901FD,112 功能描述:8位微控制器 -MCU 80C51 1K FL 128B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT