參數(shù)資料
型號: P87LPC769HD512
廠商: NXP Semiconductors N.V.
元件分類: 8位微控制器
英文描述: IC-SM-8-BIT MCU
中文描述: 集成電路釤8位微控制器
文件頁數(shù): 12/61頁
文件大?。?/td> 306K
代理商: P87LPC769HD512
Philips Semiconductors
Preliminary specification
87LPC769
Low power, low price, low pin count (20 pin)
microcontroller with 4 kB OTP 8-bit A/D, and DAC
2001 Jan 11
9
FUNCTIONAL DESCRIPTION
Details of 87LPC769 functions will be described in the following
sections.
Enhanced CPU
The 87LPC769 uses an enhanced 80C51 CPU which runs at twice the
speed of standard 80C51 devices. This means that the performance of
the 87LPC769 running at 10 MHz is exactly the same as that of a
standard 80C51 running at 20 MHz. A machine cycle consists of 6
oscillator cycles, and most instructions execute in 6 or 12 clocks. A
user configurable option allows restoring standard 80C51 execution
timing. In that case, a machine cycle becomes 12 oscillator cycles.
In the following sections, the term “CPU clock” is used to refer to the
clock that controls internal instruction execution. This may
sometimes be different from the externally applied clock, as in the
case where the part is configured for standard 80C51 timing by
means of the CLKR configuration bit or in the case where the clock
is divided down via the setting of the DIVM register. These features
are described in the Oscillator section.
Analog Functions
The 87LPC769 incorporates analog peripheral functions: an Analog
to Digital Converter, two Analog Comparators, and two Digital to
Analog Converters. In order to give the best analog function
performance and to minimize power consumption, pins that are
being used for analog functions must have the digital outputs and
except for the DAC output pins the digital inputs must also be
disabled.
Digital outputs are disabled by putting the port output into the Input
Only (high impedance) mode as described in the I/O Ports section.
Digital inputs on port 0 may be disabled through the use of the
PT0AD register. Each bit in this register corresponds to one pin of
Port 0. Setting the corresponding bit in PT0AD disables that pin’s
digital input. Port bits that have their digital inputs disabled will be
read as 0 by any instruction that accesses the port.
Analog to Digital Converter
The 87LPC769 incorporates a four channel, 8-bit A/D converter. The
A/D inputs are alternate functions on four port 0 pins. Because the
device has a very limited number of pins, the A/D power supply and
references are shared with the processor power pins, V
DD
and V
SS
.
The A/D converter circuitry consists of a 4-input analog multiplexer
and an 8-bit successive approximation ADC. The A/D employs a
ratiometric potentiometer which guarantees DAC monotonicity. The
DAC0 voltage may be output to a pin if the A/D converter is not
enabled. Refer to the section Digital to Analog Converter (DAC)
Outputs for details.
The A/D converter is controlled by the special function register
ADCON. Details of ADCON are shown in Figure 2. The A/D must be
enabled by setting the ENADC bit at least 10 microseconds before a
conversion is started, to allow time for the A/D to stabilize. Prior to
the beginning of an A/D conversion, one analog input pin must be
selected for conversion via the AADR1 and AADR0 bits. These bits
cannot be changed while the A/D is performing a conversion.
An A/D conversion is started by setting the ADCS bit, which remains
set while the conversion is in progress. When the conversion is
complete, the ADCS bit is cleared and the ADCI bit is set. When
ADCI is set, it will generate an interrupt if the interrupt system is
enabled, the A/D interrupt is enabled (via the EAD bit in the IE1
register), and the A/D interrupt is the highest priority pending
interrupt.
When a conversion is complete, the result is contained in the
register DAC0. This value will not change until another conversion is
started. Before another A/D conversion may be started, the ADCI bit
must be cleared by software. The A/D channel selection may be
changed by the same instruction that sets ADCS to start a new
conversion, but not by the same instruction that clears ADCI.
The connections of the A/D converter are shown in Figure 3.
The ideal A/D result may be calculated as follows:
Result
(V
IN
–V
SS
) x
256
V
DD
–V
SS
(round result to the nearest integer)
相關(guān)PDF資料
PDF描述
P89C51RB2 80C51 8-bit Flash microcontroller family(80C51八位閃速微控制器)
P89C51RD2FA 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
P89C51RC2BA 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
P89C51RC2FP 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
P89C51RC2HFA 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P87LPC778 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit 80C51 microcontroller 128-byte data RAM, 8 kB OTP
P87LPC778FDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit 80C51 microcontroller 128-byte data RAM, 8 kB OTP
P87LPC778FDH,529 功能描述:IC 80C51 MCU 8K OTP 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:LPC700 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB(96K x 16) 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
P87LPC779 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit 80C51 microcontroller with 128-byte data RAM, 8 kB OTP
P87LPC779FDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit 80C51 microcontroller with 128-byte data RAM, 8 kB OTP