- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384801 > OX16C954 (Electronic Theatre Controls, Inc.) High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | OX16C954 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| 中文描述： | UART的高性能四路128字節(jié)的FIFO英特爾/摩托羅拉總線接口 |
| 文件頁(yè)數(shù)： | 47/54頁(yè) |
| 文件大小： | 529K |
| 代理商： | OX16C954 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)
Data Sheet Revision 1.0
Page 47
OX16C954 rev B
OXFORD SEMICONDUCTOR LTD.
18.2 3.3V Operation
N.B. Maximum frequency of operation is downgraded under 3V operation to 50 MHz
Symbol
Parameter
t
sa
Address set-up time to IOR#or IOW#falling
t
ha
Address hold time after IOR#or IOW#rising
t
sc
Chip-select set-up time to IOR#or IOW#falling
t
hc
Chip-select hold time after IOR#or IOW#rising
t
r1
Pulse duration of IOR#
t
r2
Delay time between IOR#rising and IOR#or IOW#falling
t
acc
Data valid after IOR#falling (access time)
t
hd
Data valid (hold) after IOR#rising
t
fd
Data bus floating after IOR#rising
t
w1
Pulse duration of IOW#
t
w2
Delay time between IOW#rising and IOR#or IOW#falling
t
sd
Data set-up time to IOW#rising
t
hd
Data hold time after IOW#rising
Mn
0
0
0
0
41
51
0
41
51
0
4
Max
32
14
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 26: Data bus timing for Intel mode
Symbol
t
sa
t
ha
t
srwr
t
hrwr
t
dr1
t
dr2
t
acc
t
dhr
t
fd
t
srww
t
hrww
t
dw1
t
dw2
t
sd
t
hdw
Parameter
Address set-up time to DS#falling
Address hold time after DS#rising
R/W# set-up time to DS#falling (read cycle)
R/W#hold time after DS#rising (read cycle)
Pulse duration of DS# (read cycle)
Delay to start of next read/write cycle (read cycle)
Read data valid after DS#falling (access time)
Read data hold data after DS#rising
Data bus float after DS#rising
R/W# set-up time to DS#falling (write cycle)
R/W#hold time after DS#rising (write cycle)
Pulse duration of DS# (write cycle)
Delay to start of next read/write cycle (write cycle)
Write data set-up time to DS#rising
Write data valid after DS#rising
Mn
5
0
5
0
41
51
0
5
0
41
51
0
4
Max
32
14
Units
Ns
Ns
Ns
Ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 27: Data bus timing for Motorola mode:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OX16C954-PCC60-B | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16C954-TQC60-B | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16CF950 | LOW COST ASYNCHRONOUS 16 BIT CARD |
| OX2000A | OCXO |
| OX2020A | OCXO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OX16C954B | 制造商:PLX 制造商全稱:PLX 功能描述:High Performance Quad UART |
| OX16C954-PCC60-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16C954-PLBG | 制造商:Oxford Semiconductor 功能描述:IC UART 4CH SMD PLCC68 954 |
| OX16C954-TQBG | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI High performance quad UART RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| OX16C954-TQC60-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。