- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384801 > OX16C954 (Electronic Theatre Controls, Inc.) High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface PDF資料下載
參數(shù)資料
| 型號： | OX16C954 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| 中文描述： | UART的高性能四路128字節(jié)的FIFO英特爾/摩托羅拉總線接口 |
| 文件頁數(shù)： | 46/54頁 |
| 文件大?。?/td> | 529K |
| 代理商： | OX16C954 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Data Sheet Revision 1.0
Page 46
OX16C954 rev B
OXFORD SEMICONDUCTOR LTD.
18 AC E
LECTRICAL
C
HARACTERISTICS
18.1 5V Operation
Symbol
t
sa
t
ha
t
sc
t
hc
t
r1
t
r2
t
acc
t
hd
t
fd
t
w1
t
w2
t
sd
t
hd
Parameter
Address set-up time to IOR#or IOW#falling
Address hold time after IOR#or IOW#rising
Chip-select set-up time to IOR#or IOW#falling
Chip-select hold time after IOR#or IOW#rising
Pulse duration of IOR#
Delay time between IOR#rising and IOR#or IOW#falling
Data valid after IOR#falling (access time)
Data valid (hold) after IOR#rising
Data bus floating after IOR#rising
Pulse duration of IOW#
Delay time between IOW#rising and IOR#or IOW#falling
Data set-up time to IOW#rising
Data hold time after IOW#rising
Mn
0
0
0
0
29
43
0
29
43
0
4
Max
23
10
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 24: Data bus timing for Intel mode
Symbol
t
sa
t
ha
t
srwr
t
hrwr
t
dr1
t
dr2
t
acc
t
dhr
t
fd
t
srww
t
hrww
t
dw1
t
dw2
t
sd
t
hdw
Parameter
Address set-up time to DS#falling
Address hold time after DS#rising
R/W# set-up time to DS#falling (read cycle)
R/W# hold time after DS#rising (read cycle)
Pulse duration of DS# (read cycle)
Delay to start of next read/write cycle (read cycle)
Read data valid after DS#falling (access time)
Read data hold data after DS#rising
Data bus float after DS#rising
R/W# set-up time to DS#falling (write cycle)
R/W#hold time after DS#rising (write cycle)
Pulse duration of DS# (write cycle)
Delay to start of next read/write cycle (write cycle)
Write data set-up time to DS#rising
Write data valid after DS#rising
Mn
5
0
5
0
29
43
0
5
0
29
43
0
4
Max
23
10
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 25: Data bus timing for Motorola mode:
相關PDF資料 |
PDF描述 |
|---|---|
| OX16C954-PCC60-B | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16C954-TQC60-B | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16CF950 | LOW COST ASYNCHRONOUS 16 BIT CARD |
| OX2000A | OCXO |
| OX2020A | OCXO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| OX16C954B | 制造商:PLX 制造商全稱:PLX 功能描述:High Performance Quad UART |
| OX16C954-PCC60-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16C954-PLBG | 制造商:Oxford Semiconductor 功能描述:IC UART 4CH SMD PLCC68 954 |
| OX16C954-TQBG | 功能描述:外圍驅(qū)動器與原件 - PCI High performance quad UART RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| OX16C954-TQC60-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。