- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11731 > ORT8850L-2BM680I (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF資料下載
參數(shù)資料
| 型號： | ORT8850L-2BM680I |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 50/105頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Lattice Semiconductor
ORCA ORT8850 Data Sheet
49
Clock and Data Timing at the FPGA/Embedded Core Interface - SONET Block
(Note: This section assumes a basic understanding of the Lattice Semiconductor ispLEVER design tool set)
This section provides examples of the clock and data timing relationships at the FPGA/Embedded Core interface
for both the parallel SONET data and the serial TOH data. The initiation of a change of data is referred to as the
"launch" time and the actual time of capture of the data is referred to as the "capture" time. Two relationships are
discussed, the relationship between data and clock at the interface itself and the relative timing constraints on the
signals in the FPGA logic between the interface and the launch/capture latch in the FPGA portion of the FPSC.
The ispLEVER place and route tool will automatically attempt to meet the timing constraints by placing a frequency
constraint on the corresponding clock and will report a non-routed condition if it is unable to do so. Trace reports
should also be generated using ispLEVER to evaluate both the setup and the hold margins.
The typical timing numbers used in the discussions are for illustration purposes and can vary due to both process
and environmental variations and to differences in the routing through the FPGA logic, especially for the data path.
Exact timing numbers should always be obtained from ispLEVER.
In all of the discussions in this section, the maximum reference clock frequency of 106 MHz is assumed. The pri-
mary clock path delay was assumed to be 3 ns - this delay is well controlled in the FPGA logic. A secondary clock
path delay can vary from 1 to 3.5 ns - a delay of 2.5 ns was used in the payload data discussions and 2 ns for the
TOH discussions.
The ve cases considered in the discussion are shown in Table 16. The clock routing and timing congurations
shown in this section are recommended for the general user since they give the best timing margins. In the discus-
sion, if both the core and FPGA launch and latch data on the same edge, it is referred to as a "full cycle" mode. If
they launch and latch on different edges, it is referred to as a "half cycle" mode.
TOH_xx_EN
O
Indicates state of register settings for TOHxx_EN
PROT_SWITCH_AA
I
Parallel protection switch select, Channels AA and AB
PROT_SWITCH_AC
I
Parallel protection switch select, Channels AC and AD
PROT_SWITCH_BA
I
Parallel protection switch select, Channels BA and BB
PROT_SWITCH_BC
I
Parallel protection switch select, Channels BC and BD
LVDS_PROT_AA
I
LVDS protection switch select, Channel AA
LVSD_PROT_AB
I
LVDS protection switch select, Channel AB
LVDS_PROT_AC
I
LVDS protection switch select, Channel AC
LVDS_PROT_AD
I
LVDS protection switch select, Channel AD
LVDS_PROT_BA
I
LVDS protection switch select, Channel BA
LVDS_PROT_BB
I
LVDS protection switch select, Channel BB
LVDS_PROT_BC
I
LVDS protection switch select, Channel BC
LVDS_PROT_BD
I
LVDS protection switch select, Channel BD
Table 15. FPGA/Embedded Core Interface Signals (Continued)
ORT8850 FPGA/Embedded Core Interface Signals - SONET Blocks
FPGA/Embedded Core
Interface Signal Name
xx=[AA,…,BD]
Input (I) to or Output (O)
from Core
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ORT8850H-1BM680C | IC FPSC TRANSCEIVER 8CH 680-BGA |
| ORT82G5-2F680I | IC FPSC TRANSCEIVER 8CH 680-BGA |
| ORT82G5-2F680C | IC FPSC TRANSCEIVER 8CH 680-BGA |
| D38999/26JC8PN | CONN PLUG 8POS STRAIGHT W/PINS |
| MS27467T25F61SC | CONN PLUG 61POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORT8850L-2BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850L-2BMN680I | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850L-3BM680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850L-3BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。