參數(shù)資料
型號(hào)： OR3TP12-6PS240
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
中文描述： 用戶可編程ASIC的特殊功能
文件頁(yè)數(shù)： 19/128頁(yè)
文件大?。?/td> 2450K
代理商： OR3TP12-6PS240
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Lucent Technologies Inc.
Lucent Technologies Inc.
19
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Detailed Description
(continued)
Table 5. PCI Bus Pin Descriptions
(continued)
Symbol
I/O
Description
Interface Control Pins
(continued)
irdyn
I/O
Initiator Ready.
An active-low signal indicating the bus Master’s ability to complete
the current data phase of the transaction.
irdyn
is used in conjunction with
trdyn
. A
data phase is completed on any clock cycle during which both
irdyn
and
trdyn
are
asserted. During a write,
irdyn
indicates that valid data from the Master is present
on the
ad
bus. During a read, it indicates that the Master is prepared to accept data.
Wait cycles are inserted until both
irdyn
and
trdyn
are asserted together.
Target Ready.
An active-low signal asserted to indicate the readiness of the Tar-
get’s agent to complete the current data phase of the transaction.
trdyn
is used in
conjunction with
irdyn
. A data phase is completed on any clock where both
trdyn
and
irdyn
are sampled active. During reads,
trdyn
indicates that valid data from the
Target is present on the
ad
bus. During write cycles,
trdyn
indicates that the Target
is prepared to accept data.
Stop.
Indicates that the current Target is requesting the Master to stop the current
transaction.
Initialization Device Select.
Used as a chip select during PCI configuration read
and write transactions. Generally, the user ties
idsel
to one of the upper 24 address
lines,
ad[31:8]
.
Device Select.
An active-low signal indicating that a Target device on the bus has
been selected. As an output, it indicates that the driving device has decoded its
address as the Target of the current access.
Arbitration Pins (for Bus Master Only)
reqn
O
Request.
An active-low signal that indicates to the arbiter that the asserting agent
desires use of the bus. In the OR3TP12, this signal is asserted when the OR3TP12
Master controller needs access to the PCI bus.
gntn
I
Grant.
An active-low signal that indicates to the OR3TP12 Master that access to
the PCI bus has been granted.
Error Reporting Pins
perrn
I/O
Parity Error.
An active-low signal for the reporting of data parity errors during all
PCI transactions except a special cycle. The
perrn
pin is a sustained 3-state signal
and must be driven active by the agent receiving data two clocks following the data
when a data parity error is detected. The minimum duration of
perrn
is one clock for
each data phase that a data parity error is detected. If sequential data phases each
have a data parity error, the
perrn
signal will be asserted for more than a single
clock.
perrn
is driven high for one clock before being 3-stated.
perrn
is not
asserted until it has claimed the access by asserting
devseln
and completed a
data phase.
serrn
O
System Error.
An active-low signal pulsed by agents to report errors other than
data parity.
serrn
is sampled every
clk
edge, so any agent asserting
serrn
must
ensure it is valid for at least one clock period. For example,
serrn
can be asserted if
an abort sequence is detected by the Master, or an address parity error is detected
by the Target.
trdyn
I/O
stopn
I/O
idsel
I
devseln
I/O
相關(guān)PDF資料
PDF描述
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP12-6PS240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP127BA256-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP127BA352-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs
OR-401045290 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*