參數(shù)資料
型號： OR3TP12-6PS240
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 12/128頁
文件大?。?/td> 2450K
代理商： OR3TP12-6PS240
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
12
L Lucent Technologies Inc.
OR3TP12 Overview
(continued)
Independent data paths exist for the Master and Target FIFO interface. This allows for separate operation of Master
and Target functions, and the capability for a Master to transfer data to a Target on the same device.
In dual-port mode, the Master and Target FIFO interfaces share two unidirectional 32-bit data paths between the
FIFOs and the FPGA logic. This provides for full-rate transfers in 32-bit PCI bus operation, when operating the
FPGA application and PCI bus at the same frequency.
Quad-port mode provides two independent 16-bit data paths for each FIFO interface: one for read data and the
other for write data. This mode allows for simultaneous operations on either the Master or Target controller.
Diagrams for dual-port and quad-port operation are shown in Figure 2.
Embedded Core Options/FPGA Configuration
In addition to the Series 3 FPGA configuration modes, the OR3TP12 can also be configured via the PCI bus. Con-
figuration as discussed here covers two operations. There is configuration of the FPGA logic, and there is configu-
ration of the options available in the embedded core. Both are accomplished through the FPGA configuration
process. Readback of FPGA and PCI bus core options is also possible using the PCI bus or Series 3T FPGA read-
back modes. At powerup, the PCI bus core will be functional with a default PCI bus configuration space, as defined
in the PCI bus 2.1 specification, even prior to an initial configuration of the FPGA logic.
Figure 2. ORCA OR3TP12 PCI FPSC Block Diagram
5-6368.b
5-6368.a
QUAD-PORT MODE
DUAL-PORT MODE
73 USER I/O PADS
OR3T SERIES FPGA
14 ROWS x 18 COLUMNS
57
USER
I/O PADS
57
USER
I/O PADS
PCI
MASTER/TARGET
INTERFACE
PCI
BUS
DATA CONTROL
AND
MULTIPLEXING
32
32
16 DEEP
FIFO
64-bit x
16 DEEP
FIFO
64-bit x
32 DEEP
FIFO
64-bit x
32 DEEP
FIFO
64-bit x
73 USER I/O PADS
OR3T SERIES FPGA
14 ROWS x 18 COLUMNS
57
USER
I/O PADS
57
USER
I/O PADS
PCI
MASTER/TARGET
INTERFACE
PCI
BUS
DATA CONTROL
AND
MULTIPLEXING
16
16
16
16
16 DEEP
FIFO
64-bit x
16 DEEP
FIFO
64-bit x
32 DEEP
FIFO
64-bit x
32 DEEP
FIFO
64-bit x
相關(guān)PDF資料
PDF描述
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP12-6PS240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP127BA256-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP127BA352-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs
OR-401045290 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*