參數(shù)資料
型號(hào)： OR3TP12-6BA256I
英文描述： Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, TUBE
中文描述： 用戶可編程ASIC的特殊功能
文件頁(yè)數(shù)： 44/128頁(yè)
文件大?。?/td> 2450K
代理商： OR3TP12-6BA256I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
44
L Lucent Technologies Inc.
PCI Bus Core Master Controller
Detailed Description
(continued)
The Master uses the read burst count supplied during
command/address phase to determine number of
64-bit words the Master read operation should transfer
(unlike the Master write, which uses signal
mwlast-
cycn
). If the burst length for a Master read operation is
the same as for the previous Master operation, the
FPGA application may elect to set bit 17 of the Master
command word. In this case, no burst length is sup-
plied; and the read burst length from the previous oper-
ation is used. This saves a clock cycle during the
command/address phase when in quad-port mode, but
should remain zero for the dual-port mode.
All read transactions require an address on a 64-bit
boundary, which requires
ad2
= 0. The read burst
length will indicate the number 64-bit words to retrieve
from this address. All burst read transaction may trans-
fer twice the read burst length of 32-bit words on a
32-bit PCI bus (
pci_64bit
= 0). On a 64-bit PCI bus
(
pci_64bit
= 1), the number of transfers may equal the
read burst length. All read byte enables in the Master
command word must be asserted for a burst read
transaction.
Single 32-bit transactions require a burst length of one.
For single 32-bit reads on a 32-bit PCI bus
(
pci_64bit
= 0), the read byte enables MRDBEN[7:0]
can modify the start address. Using MRDBEN[7:0] =
xf0 will not modify the start address, whereas MRD-
BEN[7:0] = x0f will. For example on a 32-bit data bus
(
pci_64bit
= 0), a read transaction with an even 64-bit
starting address and read byte enables of 0x0f will
retrieve a 32-bit word at the starting address + 0x4. For
the case of read byte enables of 0xf0, the 32-bit word
will be retrieved from the starting address.
Read Data Phase Transfer
The FPGA application begins the read data phase by
deasserting
maenn
and asserting
mrdataenn
. On
every cycle that
mrdataenn
is asserted and
fifo_sel
is
deasserted, the FPGA application will receive read
data from the Master read FIFO (sixty-four 32-bit
words; thirty-two 64-bit words) via bus
mrdata
(quad-
port mode) or
datatofpga
(dual-port mode), providing
the read data FIFOs are not empty (
mr_emptyn
= 1).
No byte enables are collected from the PCI bus, and
therefore
mrdata[17:16]
and
datatofpgax[3:0]
will be
unused.
mrdataenn
must not be asserted when the
read data FIFOs are empty (
mr_emptyn
is asserted).
Note that
mr_emptyn
can be updated on the same
clock edge as
mrdataenn
is sampled.
The distinction between a burst read and a single
access is provided by the read burst length count and
the Master read byte enables. When the read burst is
greater than one, or has all of its read byte enables
asserted with
pci_64bit
= 0, it informs the Master of a
burst read data phase for 32-bit PCI buses. During
bursts,
mrlastcycn
will be deasserted for every data
element received from the Master FIFO interface while
mrdataenn
is asserted (
fifo_sel
is deasserted), except
the last element. For a single 32-bit word transfer in
dual-port mode on a 32-bit PCI bus (
pci_64bit
= 0),
mrlastcycn
would be asserted during the entire data
phase, since the last data phase is the only data phase
of this transfer. Note that for
mrlastcycn
to be
asserted,
mrdataenn
must be asserted.
When executing a burst Master read, or with 64-bit
agents (
pci_64bit
= 1), the read data transferred to the
FPGA application is always aligned on 64-bit address
boundaries, which may require transfer of extra read
data for activity on 32-bit PCI buses. For read transfers
from an odd 32-bit PCI address (
ad2
= 1), this will
imply receiving an extra 32-bit read data word from the
PCI bus at the beginning of the read data phase. For
transfers starting at an even PCI address (
ad2
= 0)
requiring an odd number of 32-bit data words, an extra
32-bit read data word is received at the end. The extra
read data can be discarded by the FPGA application.
For single 32-bit transactions, on 32-bit buses
(
pci_64bit
= 0), the Master FIFO interface will perform
the proper data alignment. The FPGA application only
needs to transfer the valid 32-bit word during the data
phase.
Master Read Data FIFO Empty/Almost Empty
When the Master read data FIFO contains four or fewer
64-bit data elements, the Master FIFO interface asserts
mr_aemptyn
, the almost empty indicator. This allows
some latency to exist in the FPGA’s response without
risking overreading the FIFO. When all locations in the
Master read data FIFO are empty, the Master FIFO
interface asserts
mr_emptyn
, the FIFO empty indica-
tor. Since data can be simultaneously written to and
read from the Master read FIFO, both
mr_aemptyn
and
mr_emptyn
can change states in either direction
multiple times in the course of a burst data transfer.
相關(guān)PDF資料
PDF描述
OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE
OR3TP12-6BA352I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE
OR3TP12-6PS240 Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA352-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BAN256-DB 制造商:Lattice Semiconductor Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*