- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361075 > NB3N3001 (ON SEMICONDUCTOR) 3.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output(帶LVPECL差分輸出的3.3V 106.25MHz/212.5MHz PureEdge 時(shí)鐘生成器) PDF資料下載
參數(shù)資料
| 型號： | NB3N3001 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output(帶LVPECL差分輸出的3.3V 106.25MHz/212.5MHz PureEdge 時(shí)鐘生成器) |
| 中文描述： | 3.3伏106.25兆赫/ 212.5兆赫的PureEdge時(shí)鐘發(fā)生器可與LVPECL差分輸出（帶的LVPECL差分輸出的3.3 106.25MHz/212.5MHz的PureEdge時(shí)鐘生成器） |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 114K |
| 代理商： | NB3N3001 |
NB3N3001
http://onsemi.com
4
Table 10. AC CHARACTERISTICS,
(V
CC
= 3.3 V
±
5%, T
A
= 40
°
C to 85
°
C (Note 4))
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
f
OUT
Output Frequency
24 MHz 30 MHz Crystal
(Typ. 25 MHz 26.5625 MHz)
106.25/
212.5
MHz
t
jit(
)
RMS Phase Jitter (Random)
(Note 3)
106.25 MHz; Integration Range:
637 kHz 10 MHz
0.3
ps
212.5 MHz; Integration Range:
637 kHz 10 MHz
0.3
t
R
/t
F
Output Rise/Fall Time
20% to 80% (See Figure 7)
275
600
ps
odc
Output Duty Cycle
(See Figure 6)
48
52
%
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
3. Please refer to the Phase Noise Plot.
4. Output terminated with 50 to V
CC
2.0 V. See Figures 4 and 12.
Figure 3. Typical Phase Noise at 106.25 MHz
N
OFFSET FREQUENCY (Hz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB3N502 | 14 MHz to 190 MHz PLL Clock Multiplier(14MHz到190MHz PLL時(shí)鐘倍頻器) |
| NB3N551 | 3.3 V / 5.0 V UltraLow Skew 1:4 Clock Fanout Buffer(3.3V/5.0V超低失真1:4時(shí)鐘輸入緩沖器) |
| NB4N441 | 3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output(3.3V串行輸入多協(xié)議PLL時(shí)鐘合成器, 差分LVPECL輸出) |
| NB4N840M | 3.3V 2.7Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination(帶CML輸出和內(nèi)部終端的3.3V，2.7Gb/s雙差分時(shí)鐘/數(shù)據(jù)2x2交點(diǎn)開關(guān)) |
| NB6L11 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB3N3001DTG | 功能描述:時(shí)鐘合成器/抖動清除器 XTAL LVPECL FIBR CLK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| NB3N3001DTR2G | 功能描述:時(shí)鐘合成器/抖動清除器 XTAL LVPECL FIBR CLK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| NB3N3002 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V, Crystal-to-HCSL Clock Generator |
| NB3N3002DTG | 功能描述:鎖相環(huán) - PLL CLK GEN LVPECL DIFF OUT RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB3N3002DTR2G | 功能描述:鎖相環(huán) - PLL CLK GEN LVPECL DIFF OUT RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。