- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361075 > NB3N551 (ON SEMICONDUCTOR) 3.3 V / 5.0 V UltraLow Skew 1:4 Clock Fanout Buffer(3.3V/5.0V超低失真1:4時鐘輸入緩沖器) PDF資料下載
參數(shù)資料
| 型號： | NB3N551 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3 V / 5.0 V UltraLow Skew 1:4 Clock Fanout Buffer(3.3V/5.0V超低失真1:4時鐘輸入緩沖器) |
| 中文描述： | 3.3伏/ 5.0V的超低偏移1:4時鐘扇出緩沖器（3.3V/5.0V超低失真1:4時鐘輸入緩沖器） |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 67K |
| 代理商： | NB3N551 |
Semiconductor Components Industries, LLC, 2006
March, 2006 Rev. 0
1
Publication Order Number:
NB3N551/D
NB3N551
3.3 V / 5.0 V
UltraLow Skew
1:4 Clock Fanout Buffer
Description
The NB3N551 is a low skew 1to 4 clock fanout buffer, designed
for clock distribution in mind. The NB3N551 specifically guarantees
low outputtooutput skew. Optimal design, layout and processing
minimize skew within a device and from device to device.
The output enable (OE) pin threestates the outputs when low.
Features
Input/Output Clock Frequency up to 180 MHz
Low Skew Outputs (50 ps typical)
Output Enable Mode ThreeStates Outputs
Operating Range: V
DD
= 3.0 V to 5.5 V
Ideal for Networking Clocks
Packaged in 8pin SOIC
Industrial Temperature Range
These are PbFree Devices
Figure 1. Block Diagram
CLK
Q1
Q2
Q3
Q4
OE
Device
Package
Shipping
ORDERING INFORMATION
NB3N551DG
SOIC8
(PbFree)
98 Units/Rail
SOIC8
D SUFFIX
CASE 751
MARKING
DIAGRAMS*
8
http://onsemi.com
1
8
3N551 = Specific Device Code
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
= PbFree Package
3N551
ALYW
1
NB3N551DR2G
SOIC8
(PbFree)
2500/Tape & Reel
For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Q4
GND
V
DD
OE
I
CLK
Q1
Q2
Q3
PIN CONNECTIONS
1
1
DFN8
MN SUFFIX
CASE 506AA
XX
M
= Specific Device Code
= Date Code
(Note: Microdot may be in either location)
XX M
1
4
NB3N551MNR4G*
DFN8
(PbFree)
1000/Tape & Reel
2
3
4
8
7
6
5
*For additional marking information, refer to
Application Note AND8002/D.
*Contact Sales Representative
相關PDF資料 |
PDF描述 |
|---|---|
| NB4N441 | 3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output(3.3V串行輸入多協(xié)議PLL時鐘合成器, 差分LVPECL輸出) |
| NB4N840M | 3.3V 2.7Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination(帶CML輸出和內部終端的3.3V，2.7Gb/s雙差分時鐘/數(shù)據(jù)2x2交點開關) |
| NB6L11 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11D | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11DR2 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NB3N551DG | 功能描述:時鐘緩沖器 1:4 CLOCK RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| NB3N551DR2G | 功能描述:時鐘緩沖器 1:4 CLOCK RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| NB3N551MNR4G | 功能描述:時鐘緩沖器 1:4 CLOCK RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| NB3N5573 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V, Crystal - To- HCSL Clock Generator |
| NB3N5573_08 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V, Crystal - To- HCSL Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。