參數(shù)資料
型號(hào): NAND04GW4B2AN1E
廠商: NUMONYX
元件分類: PROM
英文描述: 256M X 16 FLASH 3V PROM, 35 ns, PDSO48
封裝: 12 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-48
文件頁(yè)數(shù): 17/57頁(yè)
文件大?。?/td> 887K
代理商: NAND04GW4B2AN1E
NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
24/57
Copy Back Program
The Copy Back Program operation is used to copy
the data stored in one page and reprogram it in an-
other page.
The Copy Back Program operation does not re-
quire external memory and so the operation is
faster and more efficient because the reading and
loading cycles are not required. The operation is
particularly useful when a portion of a block is up-
dated and the rest of the block needs to be copied
to the newly assigned block.
If the Copy Back Program operation fails an error
is signalled in the Status Register. However as the
standard external ECC cannot be used with the
Copy Back Program operation bit error due to
charge loss cannot be detected. For this reason it
is recommended to limit the number of Copy Back
Program operations on the same data and or to
improve the performance of the ECC.
The Copy Back Program operation requires four
steps:
1.
The first step reads the source page. The
operation copies all 1056 Words/ 2112 Bytes
from the page into the Data Buffer. It requires:
one bus write cycle to setup the command
4 bus write cycles to input the source page
address
one bus write cycle to issue the confirm
command code
2.
When the device returns to the ready state
(Ready/Busy High), the next bus write cycle of
the command is given with the 4 bus cycles to
input the target page address. Refer to Table
11. for the addresses that must be the same
for the Source and Target pages.
3.
Then the confirm command is issued to start
the P/E/R Controller.
To see the Data Input cycle for modifying the
source page and an example of the Copy Back
Program operation refer to Figure 13. .
A data input cycle to modify a portion or a multiple
distant portion of the source page, is shown in Fig-
Table 11. Copy Back Program x8 Addresses
Note: 1. DD = Dual Die
Table 12. Copy Back Program x16 Addresses
Note: 1. DD = Dual Die
Density
Same Address for Source and
Target Pages
1 Gbit
no constraint
2 Gbit
no constraint
2 Gbit DD(1)
A28
4 Gbit
no constraint
Density
Same Address for Source and
Target Pages
1 Gbit
no constraint
2 Gbit
A28
2 Gbit DD(1)
A27
4 Gbit
no constrain
相關(guān)PDF資料
PDF描述
NAND02GW4B2AN1T 128M X 16 FLASH 3V PROM, 35 ns, PDSO48
NAND04GR4B2CN1F 256M X 16 FLASH 1.8V PROM, 35 ns, PDSO48
NAND08GW3B2CZL1F 1G X 8 FLASH 3V PROM, 25000 ns, PBGA52
NAND128W3A2BV6E 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48
NAND512R3A2CV6E 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND08GAH0BZA5E 功能描述:IC FLASH 8GBIT 52MHZ 169LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤(pán) 其它名稱:497-5040
NAND08GAH0FZC5E 功能描述:IC FLASH 8GBIT 52MHZ 153LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤(pán) 其它名稱:497-5040
NAND08GAH0JZC5E 功能描述:IC FLASH 8GBIT 52MHZ 153LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
NAND08GR3B4CZL6E 制造商:Micron Technology Inc 功能描述:NAND - Trays
NAND08GR3B4CZL6F 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel