參數(shù)資料
型號: NAND01GR4A3AZB6F
廠商: STMICROELECTRONICS
元件分類: PROM
英文描述: 64M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63
封裝: 8.50 X 15 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, TFBGA-63
文件頁數(shù): 19/56頁
文件大小: 882K
代理商: NAND01GR4A3AZB6F
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
26/56
Read Status Register
The device contains a Status Register which pro-
vides information on the current or previous Pro-
gram or Erase operation. The various bits in the
Status Register convey information and errors on
the operation.
The Status Register is read by issuing the Read
Status Register command. The Status Register in-
formation is present on the output data bus (I/O0-
I/O7) on the falling edge of Chip Enable or Read
Enable, whichever occurs last. When several
memories are connected in a system, the use of
Chip Enable and Read Enable signals allows the
system to poll each device separately, even when
the Ready/Busy pins are common-wired. It is not
necessary to toggle the Chip Enable or Read En-
able signals to update the contents of the Status
Register.
After the Read Status Register command has
been issued, the device remains in Read Status
Register mode until another command is issued.
Therefore if a Read Status Register command is
issued during a Random Read cycle a new read
command must be issued to continue with a Page
Read or Sequential Row Read operation.
The Status Register bits are summarized in Table
conjunction with the following text descriptions.
Write Protection Bit (SR7). The Write Protection
bit can be used to identify if the device is protected
or not. If the Write Protection bit is set to ‘1’ the de-
vice is not protected and program or erase opera-
tions are allowed. If the Write Protection bit is set
to ‘0’ the device is protected and program or erase
operations are not allowed.
P/E/R Controller Bit (SR6). The Program/Erase/
Read Controller bit indicates whether the P/E/R
Controller is active or inactive. When the P/E/R
Controller bit is set to ‘0’, the P/E/R Controller is
active (device is busy); when the bit is set to ‘1’, the
P/E/R Controller is inactive (device is ready).
Error Bit (SR0). The Error bit is used to identify if
any errors have been detected by the P/E/R Con-
troller. The Error Bit is set to ’1’ when a program or
erase operation has failed to write the correct data
to the memory. If the Error Bit is set to ‘0’ the oper-
ation has completed successfully.
SR5, SR4, SR3, SR2 and SR1 are Reserved.
相關(guān)PDF資料
PDF描述
NAND01GW4A3AN1T 64M X 16 FLASH 3V PROM, 12000 ns, PDSO48
NAND01GW4A1AZB1E 64M X 16 FLASH 3V PROM, 12000 ns, PBGA63
NAND256W3A1AV1T 32M X 8 FLASH 3V PROM, 10000 ns, PDSO48
NAND256R4A1AN1 16M X 16 FLASH 1.8V PROM, 10000 ns, PDSO48
NAND256R4A3AN1 16M X 16 FLASH 1.8V PROM, 10000 ns, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND01GR4B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2ADI6 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND01GR4B2AN1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2AN6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
NAND01GR4B2AZA1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory