- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376213 > MX29F1611 (Electronic Theatre Controls, Inc.) 16M-BIT [2M x 8/1M x 16] CMOS SINGLE VOLTAGE PAGEMODE FLASH EEPROM PDF資料下載
參數(shù)資料
| 型號： | MX29F1611 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16M-BIT [2M x 8/1M x 16] CMOS SINGLE VOLTAGE PAGEMODE FLASH EEPROM |
| 中文描述： | 1,600位[2米x 8/1M × 16] CMOS單電壓閃存EEPROM PAGEMODE |
| 文件頁數(shù)： | 6/36頁 |
| 文件大?。?/td> | 171K |
| 代理商： | MX29F1611 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
6
P/N: PM0440
REV. 1.6, JUL. 16, 1998
MX29F1611
Command
Sequence
Read/
Reset
Silicon
ID Read
Page/Byte
Program
Chip
Erase
Sector
Erase
Erase
Suspend
Erase
Resume Status Reg. Status Reg.
Read
Clear
Bus Write
Cycles Req'd
4
4
4
6
6
3
3
4
3
First Bus
Write Cycle
Addr
Data
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
Second Bus
Write Cycle
Addr
Data
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
Third Bus
Write Cycle
Addr
Data
5555H
F0H
5555H
90H
5555H
A0H
5555H
80H
5555H
80H
5555H
B0H
5555H
D0H
5555H
70H
5555H
50H
Fourth Bus
Read/Write Cycle Data
Addr
RA
RD
00H/01H
C2H/F7H
PA
PD
5555H
AAH
5555H
AAH
X
SRD
Fifth Bus
Write Cycle
Addr
Data
2AAAH
55H
2AAAH
55H
Sixth Bus
Write Cycle
Addr
Data
5555H
10H
SA
30H
WRITE OPERATIONS
Commands are written to the COMMAND INTERFACE
REGISTER (CIR) using standard microprocessor write
timings. The CIR serves as the interface between the
microprocessor and the internal chip operation. The CIR
can decipher Read Array, Read Silicon ID, Erase and
Program command. In the event of a read command, the
CIR simply points the read path at either the array or the
silicon ID, depending on the specific read command
given. For a program or erase cycle, the CIR informs the
write state machine that a program or erase has been
requested. During a program cycle, the write state
machine will control the program sequences and the CIR
will only respond to status reads. During a sector/chip
erase cycle, the CIR will respond to status reads and
erase suspend. After the write state machine has
completed its task, it will allow the CIR to respond to its full
command set. The CIR stays at read status register
mode until the microprocessor issues another valid
command sequence.
Device operations are selected by writing commands into
the CIR. Table 3 below defines 16 Mbit flash family
command.
TABLE 3. COMMAND DEFINITIONS
INDEX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX29LV017AXEC-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017ATI-70 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017ATI-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017AXBC-70 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017AXBC-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX29F1615 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| MX29F200BMC-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200BMC-55 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200BMC-70 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200BMC-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。