- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376213 > MX29F1611 (Electronic Theatre Controls, Inc.) 16M-BIT [2M x 8/1M x 16] CMOS SINGLE VOLTAGE PAGEMODE FLASH EEPROM PDF資料下載
參數(shù)資料
| 型號： | MX29F1611 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16M-BIT [2M x 8/1M x 16] CMOS SINGLE VOLTAGE PAGEMODE FLASH EEPROM |
| 中文描述： | 1,600位[2米x 8/1M × 16] CMOS單電壓閃存EEPROM PAGEMODE |
| 文件頁數(shù)： | 4/36頁 |
| 文件大?。?/td> | 171K |
| 代理商： | MX29F1611 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
4
P/N: PM0440
REV. 1.6, JUL. 16, 1998
MX29F1611
SYMBOL
A0 - A19
TYPE
INPUT
NAME AND FUNCTION
ADDRESS INPUTS: for memory addresses. Addresses are internally latched
during a write cycle.
Q0 - Q7
INPUT/OUTPUT
LOW-BYTE DATA BUS: Input data and commands during Command Interface
Register(CIR) write cycles. Outputs array,status and identifier data in the
appropriate read mode. Floated when the chip is de-selected or the outputs are
disabled.
Q8 - Q14
INPUT/OUTPUT
HIGH-BYTE DATA BUS: Inputs data during x 16 Data-Write operations. Outputs
array, identifier data in the appropriate read mode; not used for status register
reads. Floated when the chip is de-selected or the outputs are disabled
.
Q15/A -1
INPUT/OUTPUT
Selects between high-byte data INPUT/OUTPUT(BYTE = HIGH) and LSB
ADDRESS(BYTE = LOW)
CE
INPUT
CHIP ENABLE INPUTS: Activate the device's control logic, Input buffers,
decoders and sense amplifiers. With CE high, the device is deselected and
power consumption reduces to Standby level upon completion of any current
program or erase operations. CE must be low to
select the device.
OE
INPUT
OUTPUT ENABLES: Gates the device's data through the output buffers during
a read cycle OE is active low.
WE
INPUT
WRITE ENABLE: Controls writes to the Command Interface Register(CIR). WE
is active low.
WP
INPUT
WRITE PROTECT: Top or Bottom sector can be protected by writing a non-
volatile protect-bit for each sector. When WP is high, all sectors can be
programmed or erased regardless of the state of the protect-bits. The WP input
buffer is disabled when PWD transitions low(deep power-down mode).
BYTE
INPUT
BYTE ENABLE: BYTE Low places device in x8 mode. All data is then input or
output on Q0-7 and Q8-14 float. AddressQ15/A-1 selects between the high and
low byte. BYTE high places the device in x16 mode, and turns off the Q15/A-1
input buffer. Address A0, then becomes the lowest order address.
VCC
DEVICE POWER SUPPLY(5V
±
5%)
GND
GROUND
Table1.PIN DESCRIPTIONS
INDEX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX29LV017AXEC-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017ATI-70 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017ATI-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017AXBC-70 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017AXBC-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX29F1615 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| MX29F200BMC-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200BMC-55 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200BMC-70 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200BMC-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。