參數(shù)資料
型號: MTD6N15T4
廠商: ON SEMICONDUCTOR
元件分類: 功率晶體管
英文描述: Power Field Effect Transistor DPAK for Surface Mount
中文描述: 6 A, 150 V, 0.3 ohm, N-CHANNEL, Si, POWER, MOSFET
封裝: CASE 369C-01, DPAK-3
文件頁數(shù): 6/10頁
文件大?。?/td> 231K
代理商: MTD6N15T4
6
Motorola TMOS Power MOSFET Transistor Device Data
INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE
RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the total
design. The footprint for the semiconductor packages must be
the correct size to ensure proper solder connection interface
between the board and the package. With the correct pad
geometry, the packages will self align when subjected to a
solder reflow process.
0.190
4.826
mm
inches
0.100
2.54
0.063
1.6
0.165
4.191
0.118
3.0
0.243
6.172
POWER DISSIPATION FOR A SURFACE MOUNT DEVICE
The power dissipation for a surface mount device is a
function of the drain pad size. These can vary from the
minimum pad size for soldering to a pad size given for
maximum power dissipation. Power dissipation for a surface
mount device is determined by TJ(max), the maximum rated
junction temperature of the die, R
θ
JA, the thermal resistance
from the device junction to ambient, and the operating
temperature, TA. Using the values provided on the data sheet,
PD can be calculated as follows:
PD =
TJ(max) – TA
R
θ
JA
The values for the equation are found in the maximum
ratings table on the data sheet. Substituting these values into
the equation for an ambient temperature TA of 25
°
C, one can
calculate the power dissipation of the device. For a DPAK
device, PD is calculated as follows.
PD =
150
°
C – 25
°
C
71.4
°
C/W
= 1.75 Watts
The 71.4
°
C/W for the DPAK package assumes the use of
the recommended footprint on a glass epoxy printed circuit
board to achieve a power dissipation of 1.75 Watts. There are
other alternatives to achieving higher power dissipation from
the surface mount packages. One is to increase the area of the
drain pad. By increasing the area of the drain pad, the power
dissipation can be increased. Although one can almost double
the power dissipation with this method, one will be giving up
area on the printed circuit board which can defeat the purpose
of using surface mount technology. For example, a graph of
R
θ
JA versus drain pad area is shown in Figure 15.
Figure 15. Thermal Resistance versus Drain Pad
Area for the DPAK Package (Typical)
1.75 Watts
Board Material = 0.0625
G–10/FR–4, 2 oz Copper
80
100
60
40
20
10
8
6
4
2
0
3.0 Watts
5.0 Watts
TA = 25
°
C
A, AREA (SQUARE INCHES)
T
°
R
θ
Another alternative would be to use a ceramic substrate or
an aluminum core board such as Thermal Clad
. Using a
board material such as Thermal Clad, an aluminum core
board, the power dissipation can be doubled using the same
footprint.
相關(guān)PDF資料
PDF描述
MTD6N15-1 Power Field Effect Transistor DPAK for Surface Mount
MTD8N06E TMOS POWER FET 8.0 AMPERES 60 VOLTS RDS(on) = 0.12 OHM
MTD9N10E TMOS POWER FET 9.0 AMPERES 100 VOLTS RDS(on) = 0.25 OHM
MTDF1N02HD DUAL TMOS POWER MOSFET 1.7 AMPERES 20 VOLTS RDS(on) = 0.120 OHM
MTDF1N03HD DUAL TMOS POWER MOSFET 2.0 AMPERES 30 VOLTS RDS(on) = 0.120 OHM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MTD6N15T4G 功能描述:MOSFET NFET DPAK 150V 6A 300mOhm RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
MTD6N15T4GV 功能描述:MOSFET Single N-Ch 150V 6A RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
MTD6N20 制造商:ON Semiconductor 功能描述:MOSFET N D-PAK
MTD6N20E 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述:
MTD6N20E1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: