- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385641 > MT9LD272AG (Micron Technology, Inc.) 2Meg x 72 Nonbuffered DRAM DIMMs(2M x 72無緩沖動態(tài)RAM雙列直插存儲器模塊) PDF資料下載
參數(shù)資料
| 型號： | MT9LD272AG |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 2Meg x 72 Nonbuffered DRAM DIMMs(2M x 72無緩沖動態(tài)RAM雙列直插存儲器模塊) |
| 中文描述： | 2Meg × 72 Nonbuffered內(nèi)存插槽（200萬× 72無緩沖動態(tài)RAM的雙列直插存儲器模塊） |
| 文件頁數(shù)： | 12/30頁 |
| 文件大?。?/td> | 410K |
| 代理商： | MT9LD272AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
2, 4 Meg x 72 Nonbuffered DRAM DIMMs
DM60.p65 – Rev. 6/98
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1998, Micron Technology, Inc.
12
2, 4 MEG x 72
NONBUFFERED DRAM DIMMs
OBSOLETE
EDO PAGE MODE
AC ELECTRICAL CHARACTERISTICS
(Notes: 5, 6, 7, 8, 9, 12, 29) (V
DD
= +3.3V
±
0.3V)
AC CHARACTERISTICS - EDO PAGE MODE OPTION
PARAMETER
Access time from column address
Column-address setup to CAS# precharge
Column-address hold time (referenced to RAS#)
Column-address setup time
Row-address setup time
Column-address to WE# delay time
Access time from CAS#
Column-address hold time
CAS# pulse width
CAS# hold time (CBR Refresh)
CAS# to output in Low-Z
Data output hold after CAS# LOW
CAS# precharge time
Access time from CAS# precharge
CAS# to RAS# precharge time
CAS# hold time
CAS# setup time (CBR Refresh)
CAS# to WE# delay time
WRITE command to CAS# lead time
Data-in hold time
Data-in setup time
Output disable
Output enable
OE# hold time from WE# during
READ-MODIFY-WRITE cycle
OE# HIGH hold time from CAS# HIGH
OE# HIGH pulse width
OE# LOW to CAS# HIGH setup time
Output buffer turn-off delay
OE# setup prior to RAS#
during HIDDEN REFRESH cycle
EDO-PAGE-MODE READ or WRITE cycle time
EDO-PAGE-MODE READ-WRITE cycle time
Access time from RAS#
RAS# to column-address delay time
Row-address hold time
RAS# pulse width
RAS# pulse width (EDO PAGE MODE)
Random READ or WRITE cycle time
RAS# to CAS# delay time
READ command hold time (referenced to CAS#)
READ command setup time
Refresh period (2,048 cycles)
RAS# precharge time
-5
-6
SYMBOL
t
AA
t
ACH
t
AR
t
ASC
t
ASR
t
AWD
t
CAC
t
CAH
t
CAS
t
CHR
t
CLZ
t
COH
t
CP
t
CPA
t
CRP
t
CSH
t
CSR
t
CWD
t
CWL
t
DH
t
DS
t
OD
t
OE
t
OEH
MIN
MAX
25
MIN
MAX
30
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
12
38
0
0
42
15
45
0
0
49
23
14
13
15
8
8
8
0
3
8
10
10
10
0
3
10
10,000
10,000
4
15
28
35
5
5
38
5
28
8
8
0
0
45
5
35
10
10
0
0
4
23
22
22
12
12
15
15
8
10/12*
21
t
OEHC
t
OEP
t
OES
t
OFF
t
ORD
5
5
4
0
0
10
5
5
0
0
ns
ns
ns
ns
ns
21
12
15
19, 26
t
PC
20
47
25
56
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
t
PRWC
t
RAC
t
RAD
t
RAH
t
RAS
t
RASP
t
RC
t
RCD
t
RCH
t
RCS
t
REF
t
RP
50
60
13
17
9
9
12
10
60
60
104
14
0
0
50
50
84
11
0
0
10,000
125,000
10,000
125,000
16
18
32
32
30
40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9LD272 | 2Meg x 72 Buffered DRAM DIMMs(2M x 72緩沖動態(tài)RAM模塊（雙列直插存儲器模塊）) |
| MT9VDDT1672A | DDR SDRAM DIMM |
| MT9VDDT3272A | DDR SDRAM DIMM |
| MTB2P50E | Power MOSFET 2 Amps, 500 Volts(2A, 500V功率MOSFET) |
| MTB50P03HDL | Power MOSFET 50 Amps, 30 Volts, Logic Level(50A, 30V, D2PAK, P溝道功率MOSFET) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9LD272AG-52B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 Burst EDO Page Mode DRAM Module |
| MT9LD272AG-5X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 EDO Page Mode DRAM Module |
| MT9LD272AG-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 Fast Page Mode DRAM Module |
| MT9LD272AG-60B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 Burst EDO Page Mode DRAM Module |
| MT9LD272AG-6X | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:2, 4 MEG x 72 NONBUFFERED DRAM DIMMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。