參數(shù)資料
型號: MT46V32M81AZ4-6T:G
元件分類: DRAM
英文描述: 32M X 4 DDR DRAM, 0.75 ns, PDSO66
封裝: 0.400 INCH, PLASTIC, TSOP-66
文件頁數(shù): 28/82頁
文件大?。?/td> 2866K
128Mb: x4, x8, x16
DDR SDRAM
09005aef8074a655
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MBDDRx4x8x16_2.fm - Rev. J 7/04 EN
34
2000 Micron Technology, Inc. All rights reserved.
Figure 25: WRITE to READ - Uninterrupting
NOTE:
1. DI b = data-in for column b, DO n = data-out for column n.
2. Three subsequent elements of data-in are applied in the programmed order following DI b.
3. An uninterrupted burst of 4 is shown.
4. tWTR is referenced from the first positive CK edge after the last data-in pair.
5. The READ and WRITE commands are to same device. However, the READ and WRITE commands may be to different
devices, in which case tWTR is not required and the READ command could be applied earlier.
6. A10 is LOW with the WRITE command (auto precharge is disabled).
tDQSS (NOM)
CK
CK#
COMMAND
WRITE
NOP
READ
NOP
ADDRESS
Bank a,
Col b
Bank a,
Col n
NOP
T0
T1
T2
T3
T2n
T4
T5
T1n
T6
T6n
tWTR
CL = 2
DQ
DQS
DM
DI
b
DO
n
tDQSS
tDQSS (MIN)
CL = 2
DQ
DQS
DM
DI
b
DO
n
tDQSS
tDQSS (MAX)
CL = 2
DQ
DQS
DM
DI
b
DO
n
tDQSS
DON’T CARE
TRANSITIONING DATA
相關PDF資料
PDF描述
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
相關代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V32M82ZZ5-75 ES 制造商:Micron Technology Inc 功能描述:32MX8 SDRAM DDR PLASTIC PBF FBGA 2.5V - Trays
MT46V32M82ZZ5-75EZ 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM PLASTIC 2.5V - Trays