- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359228 > MT312 (ZARLINK SEMICONDUCTOR INC) Satellite Channel Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | MT312 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Satellite Channel Decoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | MQFP-80 |
| 文件頁數(shù)： | 12/90頁 |
| 文件大?。?/td> | 318K |
| 代理商： | MT312 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
MT312
Functional Overview
12
Figure 5 shows the bit errors rising until the
maximum programmed value of VIT ERRPER[23:0]
is reached, when an interrupt is generated on the
IRQ line to advise the host microprocessor that a
new value of bit error count has been loaded into the
VIT ERRCNT [23:0] register. The IRQ line will go
high when the IE FEC register is read by the host
microprocessor. The error count may be expressed
as a ratio:
1.4.1.2 Viterbi Error Count Coarse Indication
To assist in the process of aligning the receiver dish
aerial, a coarse indication of the number of bit errors
being received can be provided by monitoring the
STATUS line with the following set up conditions.
The frequency of the output waveform will be a
function of the bit error count (triggering the
maximum
MAXERR[7:0] register and the dish alignment on the
satellite. This VIT MAXERR mode is enabled by
setting the FEC STAT EN register bit B0. Figure 5
above shows the bit errors rising to the maximum
value programmed and triggering a change of state
on the STATUS line.
value
programmed
into
the
VIT
1.4.2 The Frame Alignment Block
The frame alignment algorithm detects a sequence
of correctly spaced synchronising bytes in the Viterbi
decoded bit-stream and arranges the input into
blocks of data bytes. Each block consists of 204
bytes for DVB and 147 bytes for DSS. In the DSS
mode, the synchronising byte is removed from the
data stream, so only 146 bytes of a block are passed
to the next stage. The frame alignment block also
removes the 180
°
phase ambiguity not removed by
Viterbi decoder.
VIT_ERRCNT[23:0]
VIT_ERRPER[23:0]*4
---------------------------------------------------------
Figure 5 - Viterbi error count measurement
0
0
ERROR
COUNT
VIT_ERRCNT[23:0]
VIT_ERRPER[23:0]
DATA BITS
IRQ
0
0
DATA BITS
VIT_MAXERR[7:0]
VITERBI
COURSE
BIT
ERROR
COUNT
STATUS
Figure 6 - Viterbi error count coarse indication
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT312T-Y | 2x4mm Rectangular LED Lamps |
| MT3371BN | Wide Dynamic Range DTMF Receiver |
| MT3371BS | Wide Dynamic Range DTMF Receiver |
| MT3371BNR | Wide Dynamic Range DTMF Receiver |
| MT3371BSR1 | Wide Dynamic Range DTMF Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT3-1203SI | 制造商:VOLGEN 制造商全稱:VOLGEN 功能描述:3 WATT DC/DC CONVERTER, SIINGLE & MULTIIPLE OUTPUTS |
| MT3-1205SI | 制造商:VOLGEN 制造商全稱:VOLGEN 功能描述:3 WATT DC/DC CONVERTER, SIINGLE & MULTIIPLE OUTPUTS |
| MT3-1212SI | 制造商:VOLGEN 制造商全稱:VOLGEN 功能描述:3 WATT DC/DC CONVERTER, SIINGLE & MULTIIPLE OUTPUTS |
| MT3-1212WI | 制造商:VOLGEN 制造商全稱:VOLGEN 功能描述:3 WATT DC/DC CONVERTER, SIINGLE & MULTIIPLE OUTPUTS |
| MT3-1215WI | 制造商:VOLGEN 制造商全稱:VOLGEN 功能描述:3 WATT DC/DC CONVERTER, SIINGLE & MULTIIPLE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。