- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98044 > MSC8144EC (FREESCALE SEMICONDUCTOR INC) 0-BIT, 133 MHz, OTHER DSP, PBGA783 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8144EC |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | 0-BIT, 133 MHz, OTHER DSP, PBGA783 |
| 封裝： | 29 X 29 MM, PLASTIC, FCBGA-783 |
| 文件頁(yè)數(shù)： | 70/80頁(yè) |
| 文件大小： | 1239K |
| 代理商： | MSC8144EC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
MSC8144EC Quad Core Digital Signal Processor Data Sheet, Rev. 10
Hardware Design Considerations
Freescale Semiconductor
72
3.4.4.2.2
Subset of GE2 Pins Required
When only a subset of the whole GE2 interface is used, such as for RMII, the unused GE2 pins should be connected as described
in Table 66. The table assumes that the unused GE2 pins are not used for any purpose (including any multiplexed functions)
and that VDDGE2 is tied to either 2.5 V or 3.3 V.
3.4.4.3
GE1 and GE2 Management Pins
GE_MDC and GE_MDIO pins should be connected as required by the specified protocol. If neither GE1 nor GE2 is used (that
is, VDDGE2 is connected to GND), Table 67 lists the recommended management pin connections.
GE2_TD[0–3]
Nc
GE2_TX_EN
NC
Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required
Signal Name
Pin Connection
GE2_RD[0-3]
GND
GE2_RX_CLK
GND
GE2_RX_DV
GND
GE2_RX_ER
GND
GE2_SGMII_RX
GNDSXC
GE2_SGMII_RX
GNDSXC
GE2_SGMII_TX
NC
GE2_SGMII_TX
NC
GE2_TCK
NC
GE2_TD[0–3]
NC
GE2_TX_EN
NC
Table 61. Connectivity of GE Management Pins When GE1 and GE2 Are Not Used
Signal Name
Pin Connection
GE_MDC
NC
GE_MDIO
NC
Table 59. Connectivity of GE2 Related Pins When the GE2 Interface Is Not Used (continued)
Signal Name
Pin Connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8144E | 0-BIT, 150 MHz, OTHER DSP, PBGA783 |
| MSC8152TVT1000B | RISC PROCESSOR, PBGA783 |
| MSC8154ETVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8252TVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8252SVT1000B | 0-BIT, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8144ESVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA BOX - Trays 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ESVT800A | 制造商:Freescale Semiconductor 功能描述:DSP 32BIT 800MHZ 800MIPS 783FCBGA - Trays |
| MSC8144ESVT800B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 800MHZ 800MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ETVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA - Bulk |
| MSC8144ETVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。